

Single Comparators

The ability to operate from a single power supply of 5.0 V to 30 V or \pm 15 V split supplies, as commonly used with operational amplifiers, makes the LM211/LM311 a truly versatile comparator. Moreover, the inputs of the device can be isolated from system ground while the output can drive loads referenced either to ground, the V $_{\rm CC}$ or the V $_{\rm EE}$ supply. This flexibility makes it possible to drive DTL, RTL, TTL, or MOS logic. The output can also switch voltages to 50 V at currents to 50 mA, therefore, the LM211/LM311 can be used to drive relays, lamps or solenoids.

Features


• Pb-Free Packages are Available






Input polarity is reversed when GND pin is used as an output.


Ground-Referred Load



Input polarity is reversed when GND pin is used as an output.

Load Referred to Negative Supply





Load Referred to Positive Supply

Strobe Capability

Figure 1. Typical Comparator Design Configurations



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



PDIP-8 N SUFFIX CASE 626





SOIC-8 D SUFFIX CASE 751




x = 2 or 3

A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G = Pb−Free Package ■ = Pb−Free Package

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

ORDERING INFORMATION

Device	Package	Shipping [†]
LM211D	SOIC-8	98 Units / Rail
LM211DG	SOIC-8 (Pb-Free)	98 Units / Rail
LM211DR2	SOIC-8	2500 Units / Tape & Reel
LM211DR2G	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
LM311D	SOIC-8	98 Units / Rail
LM311DG	SOIC-8 (Pb-Free)	98 Units / Rail
LM311DR2	SOIC-8	2500 Units / Tape & Reel
LM311DR2G	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
LM311N	PDIP-8	50 Units / Rail
LM311NG	PDIP-8 (Pb-Free)	50 Units / Rail

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MAXIMUM RATINGS ($T_A = +25^{\circ}C$, unless otherwise noted.)

Rating	Symbol	LM211	LM311	Unit
Total Supply Voltage	V _{CC} + V _{EE}	36	36	Vdc
Output to Negative Supply Voltage	V _O –V _{EE}	50	40	Vdc
Ground to Negative Supply Voltage	V _{EE}	30	30	Vdc
Input Differential Voltage	V _{ID}	±30	±30	Vdc
Input Voltage (Note 2)	V _{in}	±15	±15	Vdc
Voltage at Strobe Pin	-	V _{CC} to V _{CC} -5	V _{CC} to V _{CC} -5	Vdc
Power Dissipation and Thermal Characteristics Plastic DIP Derate Above $T_A = +25^{\circ}C$	P _D R _{θJA}		25 .0	mW mW/°C
Operating Ambient Temperature Range	T _A	-25 to +85	0 to +70	°C
Operating Junction Temperature	T _{J(max)}	+150	+150	°C
Storage Temperature Range	T _{stg}	-65 to +150	-65 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

ELECTRICAL CHARACTERISTICS (V_{CC} = +15 V, V_{EE} = -15 V, T_A = 25°C, unless otherwise noted) Note 1

		LM211		LM311				
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage (Note 3) $R_S \le 50 \text{ k}\Omega, T_A = +25^{\circ}\text{C}$ $R_S \le 50 \text{ k}\Omega, T_{low} \le T_A \le T_{high}^*$	V _{IO}	_ _	0.7 -	3.0 4.0	_ _	2.0 -	7.5 10	mV
Input Offset Current (Note 3) $T_A = +25^{\circ}C$ $T_{low} \le T_A \le T_{high}^*$	lio		1.7 -	10 20	- -	1.7 -	50 70	nA
Input Bias Current $T_A = +25^{\circ}C$ $T_{low} \le T_A \le T_{high}^*$	I _{IB}		45 -	100 150	- -	45 -	250 300	nA
Voltage Gain	A _V	40	200	-	40	200	-	V/mV
Response Time (Note 4)		-	200	-	_	200	-	ns
$ \begin{array}{l} \text{Saturation Voltage} \\ V_{ID} \leq -5.0 \text{ mV}, \ I_O = 50 \text{ mA}, \ T_A = 25^{\circ}\text{C} \\ V_{ID} \leq -10 \text{ mV}, \ I_O = 50 \text{ mA}, \ T_A = 25^{\circ}\text{C} \\ V_{CC} \geq 4.5 \text{ V}, \ V_{EE} = 0, \ T_{low} \leq T_A \leq T_{high}^* \\ V_{ID} \leq \leq 6.0 \text{ mV}, \ I_{sink} \leq 8.0 \text{ mA} \\ V_{ID} \leq \leq 10 \text{ mV}, \ I_{sink} \leq 8.0 \text{ mA} \\ \end{array} $	V _{OL}		0.75 - 0.23 -	1.5 - 0.4 -	-	- 0.75 - 0.23	- 1.5 - 0.4	٧
Strobe "On" Current (Note 5)	I _S	-	3.0	_	_	3.0	-	mA
Output Leakage Current $\begin{aligned} &V_{ID} \geq 5.0 \text{ mV}, V_{O} = 35 \text{ V}, T_{A} = 25^{\circ}\text{C}, I_{strobe} = 3.0 \text{ mA} \\ &V_{ID} \geq 10 \text{ mV}, V_{O} = 35 \text{ V}, T_{A} = 25^{\circ}\text{C}, I_{strobe} = 3.0 \text{ mA} \\ &V_{ID} \geq 5.0 \text{ mV}, V_{O} = 35 \text{ V}, T_{low} \leq T_{A} \leq T_{high}^{*} \end{aligned}$		- - -	0.2 - 0.1	10 - 0.5	1 1 1	- 0.2 -	- 50 -	nA nA μA
Input Voltage Range $(T_{low} \le T_A \le T_{high}^*)$	V _{ICR}	-14.5	-14.7 to 13.8	+13.0	-14.5	-14.7 to 13.8	+13.0	V
Positive Supply Current	Icc	-	+2.4	+6.0	_	+2.4	+7.5	mA
Negative Supply Current	I _{EE}	_	-1.3	-5.0	_	-1.3	-5.0	mA

^{*} LM211: $T_{low} = -25^{\circ}C$, $T_{high} = +85^{\circ}C$ LM311: $T_{low} = 0^{\circ}C$, $T_{high} = +70^{\circ}C$

- Offset voltage, offset current and bias current specifications apply for a supply voltage range from a single 5.0 V supply up to ±15 V supplies.
 This rating applies for ±15 V supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less.
- The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1.0 mA load. Thus, these parameters define an error band and take into account the "worst case" effects of voltage gain and input impedance.
- 4. The response time specified is for a 100 mV input step with 5.0 mV overdrive.
- 5. Do not short the strobe pin to ground; it should be current driven at 3.0 mA to 5.0 mA.




Figure 2. Circuit Schematic




Figure 3. Input Bias Current versus Temperature




Figure 4. Input Offset Current versus Temperature




Figure 5. Input Bias Current versus **Differential Input Voltage**





Figure 6. Common Mode Limits versus Temperature








Figure 8. Response Time for **Various Input Overdrives**




Figure 9. Response Time for Various Input Overdrives




Figure 10. Response Time for Various Input Overdrives




Figure 11. Output Short Circuit Current Characteristics and Power Dissipation




Figure 12. Output Saturation Voltage versus Output Current




Figure 13. Output Leakage Current versus Temperature




Figure 14. Power Supply Current versus Supply Voltage




Figure 15. Power Supply Current versus Temperature

APPLICATIONS INFORMATION




Figure 16. Improved Method of Adding Hysteresis Without Applying Positive Feedback to the Inputs




Figure 17. Conventional Technique for Adding Hysteresis




Figure 18. Zero-Crossing Detector Driving CMOS Logic




Figure 19. Relay Driver with Strobe Capability

TECHNIQUES FOR AVOIDING OSCILLATIONS IN COMPARATOR APPLICATIONS

When a high speed comparator such as the LM211 is used with high speed input signals and low source impedances, the output response will normally be fast and stable, providing the power supplies have been bypassed (with $0.1~\mu F$ disc capacitors), and that the output signal is routed well away from the inputs (Pins 2 and 3) and also away from Pins 5 and 6.

However, when the input signal is a voltage ramp or a slow sine wave, or if the signal source impedance is high (1.0 k Ω to 100 k Ω), the comparator may burst into oscillation near the crossing–point. This is due to the high gain and wide bandwidth of comparators like the LM211 series. To avoid oscillation or instability in such a usage, several precautions are recommended, as shown in Figure 16.

The trim pins (Pins 5 and 6) act as unwanted auxiliary inputs. If these pins are not connected to a trim–pot, they should be shorted together. If they are connected to a trim–pot, a $0.01\,\mu F$ capacitor (C1) between Pins 5 and 6 will minimize the susceptibility to AC coupling. A smaller capacitor is used if Pin 5 is used for positive feedback as in Figure 16. For the fastest response time, tie both balance pins to V_{CC} .

Certain sources will produce a cleaner comparator output waveform if a 100 pF to 1000 pF capacitor (C2) is connected directly across the input pins. When the signal source is applied through a resistive network, R1, it is usually advantageous to choose R2 of the same value, both for DC and for dynamic (AC) considerations. Carbon, tin–oxide, and metal–film resistors have all been used with good results in comparator input circuitry, but inductive wirewound resistors should be avoided.

When comparator circuits use input resistors (e.g., summing resistors), their value and placement are particularly important. In all cases the body of the resistor should be close to the device or socket. In other words, there should be a very short lead length or printed–circuit foil run between comparator and resistor to radiate or pick up signals. The same applies to capacitors, pots, etc. For example, if $R1=10~\mathrm{k}\Omega$, as little as 5 inches of lead between the resistors and the input pins can result in oscillations that are very hard to dampen. Twisting these input leads tightly is the best alternative to placing resistors close to the comparator.


Since feedback to almost any pin of a comparator can result in oscillation, the printed-circuit layout should be engineered thoughtfully. Preferably there should be a groundplane under the LM211 circuitry (e.g., one side of a double layer printed circuit board). Ground, positive supply or negative supply foil should extend between the output and the inputs to act as a guard. The foil connections for the inputs should be as small and compact as possible, and should be essentially surrounded by ground foil on all sides to guard against capacitive coupling from any fast high-level signals (such as the output). If Pins 5 and 6 are not used, they should be shorted together. If they are connected to a trim-pot, the trim-pot should be located no more than a few inches away from the LM211, and a 0.01 µF capacitor should be installed across Pins 5 and 6. If this capacitor cannot be used, a shielding printed-circuit foil may be advisable between Pins 6 and 7. The power supply bypass capacitors should be located within a couple inches of the LM211.

A standard procedure is to add hysteresis to a comparator to prevent oscillation, and to avoid excessive noise on the output. In the circuit of Figure 17, the feedback resistor of 510 k Ω from the output to the positive input will cause about 3.0 mV of hysteresis. However, if R2 is larger than 100 Ω , such as 50 k Ω , it would not be practical to simply increase the value of the positive feedback resistor proportionally above 510 k Ω to maintain the same amount of hysteresis.

When both inputs of the LM211 are connected to active signals, or if a high–impedance signal is driving the positive input of the LM211 so that positive feedback would be disruptive, the circuit of Figure 16 is ideal. The positive feedback is applied to Pin 5 (one of the offset adjustment pins). This will be sufficient to cause 1.0 mV to 2.0 mV hysteresis and sharp transitions with input triangle waves from a few Hz to hundreds of kHz. The positive–feedback signal across the 82 Ω resistor swings 240 mV below the positive supply. This signal is centered around the nominal voltage at Pin 5, so this feedback does not add to the offset voltage of the comparator. As much as 8.0 mV of offset voltage can be trimmed out, using the 5.0 k Ω pot and 3.0 k Ω resistor as shown.

PACKAGE DIMENSIONS

PDIP-8 **N SUFFIX** CASE 626-05 ISSUE L



- NOTES:

 1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.


 2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).

 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.40	10.16	0.370	0.400
В	6.10	6.60	0.240	0.260
С	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
Н	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M		10°		10°
N	0.76	1.01	0.030	0.040

PACKAGE DIMENSIONS

SOIC-8 **D SUFFIX** CASE 751-07 **ISSUE AG**



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.


 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

 6. 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.05	0 BSC
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

SOLDERING FOOTPRINT*



 $\left(\frac{\text{mm}}{\text{inches}}\right)$ SCALE 6:1

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.