

Edited by Bill Travis and Anne Watson Swager

## Free-line indicator stops interruptions

JM Terrade, Clermont-Ferrand, France

**W**HEN ONLY ONE phone line is available for two phones, each time you want to make a call, someone may be using the second phone. A simple circuit lights an LED, which indicates whether the line is free (**Figure 1a**). Batteries are unnecessary; the phone line powers the circuit, and an accumulator saves energy for an “in use” indication. A rectifier bridge ensures that the voltage is positive for the circuit. You can safely use this circuit on a private phone line, but you may need authorization before connecting it to your operator line.

A phone line has different voltages between terminals depending on the line’s availability. Three possible states exist (**Figure 1b**). **Figure 1b** shows the absolute value of the line voltage, because you can switch the line terminals.

In phase 1, the line is free, and the voltage is a continuous 50V dc voltage. The series zener diode,  $D_1$ , decreases the voltage by 12V, and  $R_1$  and  $D_2$  further limit the voltage to 8V. The current now flows through the NiCd accumulator,  $R_3$ , and  $D_4$ . The green LED,  $D_4$ , turns on, and the voltage across  $D_4$  turns on  $Q_1$ .  $Q_2$  is off, and there is no current for  $D_3$ .  $R_2$  limits


the current to 3 mA, which is enough to charge the accumulator. The green LED is a low-current model.  $D_5$  protects the accumulator against overvoltage. Total line consumption is 5 mA because an extra 2 mA of current flows through  $D_2$ .

In phase 2, when the line is ringing, an extra ac voltage with an amplitude of 50V adds to the 50V dc voltage. In this case, the value of  $C_1$  is critical. If  $C_1$  is 1  $\mu$ F, both LEDs will turn on because the 15V

voltage value will vary. If  $C_1$  is 47  $\mu$ F, the voltage remains greater than 15V, and  $D_4$  turns on.

In phase 3, when answering the call, the voltage falls to a value of about 10V. Voice modulation adds to this continuous voltage. The operator considers a phone line as “in use” if a current in the phone draws close to 30 mA through its 300 $\Omega$  equivalent impedance. These current and impedance values are not criti-

**Figure 1**



$D_4$  lights to indicate that the phone line is free, and  $D_3$  lights to indicate the line is in use (a), depending on the three possible phone-line voltage states (b).

Free-line indicator stops interruptions.....	187
Generate CID/CIDCW analog signals.....	188
Bipolars provide safe latch-off against opto failures .....	190
Simple logic analyzer pushes $\mu$ C to its limit.....	194
PIC debugging routine reads out binary numbers.....	196

cal. The line voltage, which is less than 15V, blocks  $D_1$ , and the voltage across  $D_2$  is almost zero. Current discontinues its flow through  $R_2$ , and  $D_4$  turns off.  $Q_1$  is also off, and  $Q_2$  conducts. Current travels from the accumulator through  $R_3$ , and

$D_3$  turns on.  $R_3$  limits the current to 3 mA, which is enough for a low-current LED. The 300 mAh, 3.6V accumulator is a phone type. If you unplug the circuit,  $D_3$  remains on until the accumulator discharges.

**Is this the best Design Idea in this issue?** Vote at [www.ednmag.com/ednmag/vote.asp](http://www.ednmag.com/ednmag/vote.asp).

## Generate CID/CIDCW analog signals

Hans Kroboth, EEC, Nesconset, NY


**A** HIGH-SPEED  $\mu$ P and active lowpass filters can generate CID (caller-ID) and CIDCW (caller-ID-on-call-waiting) analog signals (Figure 1). CID data transmits at 1200 baud FSK between the first and second 20-Hz ring of an incoming call. CIDCW uses a CAS (CPE Alert Signal) dual tone, which consists of 2130 and 2750 Hz to initiate the FSK data transfer. You can produce these analog signals using software-generated PWM (pulse-width-modulated) outputs from a high-speed  $\mu$ P, such as an Atmel AVR or Scenix SX. You create these PWM outputs using a constant-sampling frequen-

### LISTING 1—TABLE GENERATION FOR PWM MARKING AND SPACING SEQUENCE

```
PI = 3.1415926#
KM = 182
DT = 576 / 11059200
DTI = DT
F1 = 19200 / 7
F2 = 19200 / 9
DTI = DT
FOR I = 1 TO 63
  A = SIN(2 * PI * F1 * DT)
  B = SIN(2 * PI * F2 * DT)
  V = KM / 2 + (KM / 4) * A + (KM / 4) * B
  PRINT I, DT, V
  DT = DT + DTI
NEXT I
```

' MAXIMUM RANGE OF PULSE WIDTH  
' TIME FOR EACH SAMPLE  
' F1 = 2742.9 (2750)  
' F2 = 2133.3 (2130)  
' 63 SAMPLES THEN REPEAT  
' GENERATE F1 SINE WAVE  
' GENERATE F2 SINE WAVE  
' GENERATE F1 + F2 SINE WAVE  
' NEXT SAMPLE


Figure 1



Based on RS-232 inputs from a PC, pin 12 of IC<sub>1</sub> produces a PWM output proportional to FSK 1200-baud serial data or a dual-tone CAS signal. The output at pin 15 is a 20-Hz ring signal. Subsequent lowpass filtering produces sine-wave outputs.



**Figure 2**




In this battery-charger circuit, the primary controllers operate without any auxiliary winding (a). Output-voltage runaway can damage the output capacitors if the condition lasts too long (b).

power supply delivers its maximum capability to the load. In battery-charger applications, however, short-circuit conditions do not cause the output permanently monitors the delivered current and forces the current to be constant (Figure 2a). In this case, the primary implementation is simple because of the lack of the auxiliary winding. If the optocoupler fails to open, the peak-current set-point increases to its maximum for a given time until the burst-protection feature takes over. This situation repeats until the user switches off the SMPS. The worst case arises in unloaded situations: The output voltage runs away until the burst sequence ends (Figure 2b). As a result, this condition can quickly damage output capacitors if this situation lasts too long.

To avoid this problem, you can use two simple bipolar transistors to latch-off the whole SMPS in the case of an optocoupler failure (Figure 3a). You wire the bipolars in a thyristor manner using a dual-transistor device, such as the MBT3946D.

In normal operation,  $R_1$  through  $R_3$  ensure that neither the pnp nor the npn can start conducting. Furthermore,  $R_1$  and  $R_2$  form a voltage divider that monitors  $V_{\text{FB}}$ . When  $V_{\text{FB}}$  increases, the voltage over  $C_1$  begins to rise until the npn transistor starts to pull the pnp transistor's base to ground. This action immediately fires the SCR, which locks  $V_{\text{FB}}$  to nearly zero. When  $V_{\text{FB}}$  is less than 1.4V, the NCP1200 IC stops delivering pulses until the SCR resets. You can reset the SCR by unplugging the charger from the main outlet. Figure 3b shows the results of this operation and that the operation is safe with an open optocoupler. When the optocoupler fails, the output voltage grows until the SCR stops the IC operation.  $V_{\text{OUT}}$  then slowly discharges toward ground.  $C_1$  filters out any spurious noise that appears at power-on that could adversely fire the SCR.

**Figure 3**



You can use a dual npn+pnp to build a cheap thyristor (a). When the thyristor fires, the pulses permanently stop, leaving no voltage runaway (b).

Is this the best Design Idea in this issue? Vote at [www.ednmag.com/ednmag/vote.asp](http://www.ednmag.com/ednmag/vote.asp).






may “roll over” if the intervals are long. After completing the run, the program makes a pass through the data to convert the recorded times to true intervals before sending the results to the PC. The resulting format is RYB-MMMMM IHHHH LLLLLLL, where R, Y, and B are the logic states of the red, yellow, and black channels, and M, I, and L are the most-, intermediate-, and least-significant bits of the time interval between transitions in microseconds.

After the data from a run transmits through a PC communications port at 19,200 baud, a Visual Basic program displays the data. The screen displays the three traces in colors corresponding to the channel test leads. It also permits the user to expand the traces for detailed examination by using the mouse to manipulate a horizontal scroll bar and zoom buttons, which select the X-position and magnification of the expanded traces (Figure 2).

The Visual Basic program and both the PIC source and the object code are avail-

**Figure 2**



The display shows the entire run in the upper plot and a magnified portion in the lower plot. The small window at the lower left reports the exact time of the leftmost displayed transition.

able from EDN's Web site, [www.ednmag.com](http://www.ednmag.com). Click on “Search Databases” and then enter the Software Center to download the file for Design Idea #2617.

**Is this the best Design Idea in this issue?** Vote at [www.ednmag.com/ednmag/vote.asp](http://www.ednmag.com/ednmag/vote.asp).


## PIC debugging routine reads out binary numbers

Brad Peeters, Theta Engineering Inc, Costa Mesa, CA

THE “BURN AND LEARN” method of firmware development excludes an in-circuit emulator and a serial port. With this method, it is common practice to use spare I/O pins on a  $\mu$ C as a debugging aid. By strategically placing instructions to set and clear these I/O pins in the code and then observing the pins with a scope, you can obtain limited real-time information about the execution of the code. An I/O pin serves as a 1-bit debugging port.

You can overcome this limitation somewhat by writing a function or subroutine that shifts data out serially on the port pin. Then you can use the scope to capture and observe several bits of information. However, setting the port pin high for a one bit and low for a zero bit results in a display that requires careful reading. Unless you know and accurately measure the timing of the bits, judg-

**Figure 1**



Attaching a large-valued pullup resistor on an open-drain I/O pin results in fast falling edges but slow rising edges.

ing which bit corresponds to which position on the scope display presents a challenge. If the data includes several zeros or several ones in a row, no transitions exist with which to align the timing. This problem becomes particularly acute when attempting to capture more than 8 bits.

A software routine for midrange PIC

$\mu$ Cs (Listing 1) overcomes this difficulty by producing a scope display that you can read at a glance. The routine encodes zero as a short pulse and one as a long pulse. Using an open-drain I/O pin with a large-value pullup resistor results in fast falling and slow rising edges, which is due to the RC time constant of the pullup resistor and the capacitance of the pin and scope probe (Figure 1). Consequently, zeros show up as short spikes in the display, and ones appear as medium spikes. The separation between consecutive bytes appears as a tall spike or pulse (Figure 2). Each byte starts with a clean falling edge, which serves as a convenient trigger signal for the scope. A midrange PIC running at 4 MHz using a 100-k $\Omega$  pullup resistor produces the plot in Figure 2. The resistor value is not critical. To use another clock rate, you can scale the resistor approximately as the inverse of


the clock rate. For example, at 8 MHz, a pullup resistor of 47 k $\Omega$  produces equivalent results.

The scope plot depicts a 16-bit value of 00000010 for the first byte and 00011010 for the second byte. Each invocation of the subroutine in **Listing 1** displays the most-significant bit of 1 byte first. By taking care to invoke the subroutine on the most-significant byte of a multibyte value first, the scope display naturally reads from left to right. Hence, the depicted value is 021A hex. By slowing the timebase of the scope, you can display a 32-bit value. The resolution of the scope is the only limitation on the amount of data the scope can display.

Because the subroutine preserves all registers and flags, except for the general-purpose register for the subroutine itself, you can safely insert a call to the subroutine at any point in your code to obtain visibility into the value of the W register. The limitation on the W register is not a severe restriction because in the PIC architecture, most operations pass through the W register. One additional instruction suffices to load any general-purpose register into W before calling the subroutine.

The code snippet in **Listing 2** shows the addition of a 16-bit value called *Result* to a 24-bit *Base* value. Inserting *call Debug* instructions at the points that the arrows indicate makes the 16-bit *Result*

## Figure 2



Inserting “call Debug” instructions into the code makes the 16-bit result visible. Zeros appear as short spikes, ones appear as medium spikes, and a tall spike indicates separation between consecutive bytes.

value visible (**Figure 2**). You can download the subroutine from EDN's Web site, [www.ednmag.com](http://www.ednmag.com). Click on "Search Databases" and then enter the Software Center to download the file for Design Idea #2594.

**Is this the best Design Idea in this issue?** Vote at [www.ednmag.com/ednmag/vote.asp](http://www.ednmag.com/ednmag/vote.asp).

## LISTING 2—CODE SNIPPET

```

→ movfw    ResultHi
  addwfw   BaseHi
  btfscc   C
  incfw    BaseEx
→ movfw    ResultLo
  addwfw   BaseLo
  btfscc   C
  incfsw   BaseHi
  goto     $+2
  incfw    BaseEx

```

## LISTING 1—DEBUGGING SUBROUTINE

```

;Define the pin to be used as the test point:
#define TP1 5,4 ;bit 4 of Port A.

;Allocate a register for use by the debug subroutine:
    cblock
        DebugReg
    endc

;-----
; This subroutine takes the contents of the W register and shifts
; it out, bit by bit, on the TP1 port pin for viewing on a scope.
; Long pulse is a one and short pulse is a zero. W register and
; flags are preserved!
Debug
    movwf    DebugReg    ;Store value in reg.
    rlf     DebugReg     ;Shift MSB into CY.
    bcf     TP1           ;"Start of byte" transition.
    btfsc   C             ;If bit is set,
                        ;start pulse sooner,
    rlf     DebugReg
    bsf     TP1           ;rather than later.
    bcf     TP1           ;End of pulse.
    btfsc   C             ;Test next bit and repeat...
    bsf     TP1
    rlf     DebugReg
    bsf     TP1
    bcf     TP1
    btfsc   C
    bsf     TP1
    rlf     DebugReg
    bsf     TP1

```

```

bcf      TP1
btfsc   C
bsf      TP1
rlf      DebugReg
bsf      TP1
bcf      TP1
btfsc   C
bsf      TP1
rlf      DebugReg
bsf      TP1
bcf      TP1
btfsc   C
bsf      TP1
rlf      DebugReg
bsf      TP1
bcf      TP1
btfsc   C
bsf      TP1
rlf      DebugReg      ;Restore CY flag.
bsf      TP1
bcf      TP1
nop
bsf      TP1          ;Optional to provide consistent timing
return          ;"End of byte" transition.

```