

PIC16F7X7 Data Sheet

28/40/44-Pin, 8-Bit CMOS Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

© 2003 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, MPLAB, PIC, PICmicro, PICSTART,

PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.


Application Maestro, dsPICDEM, dsPICDEM.net, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB,


In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUS, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



PIC16F7X7

28/40/44-Pin, 8-Bit CMOS Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

Low-Power Features:

- Power Managed modes:
 - Primary Run (XT, RC oscillator, 76 μA, 1 MHz, 2V)
 - RC_RUN (7 μA, 31.25 kHz, 2V)
 - SEC_RUN (9 μA, 32 kHz, 2V)
- Sleep (0.1 μA, 2V)
- Timer1 Oscillator (1.8 μA, 32 kHz, 2V)
- Watchdog Timer (0.7 μA, 2V)
- Two-Speed Oscillator Start-up

Oscillators:

- Three Crystal modes:
- LP, XT, HS (up to 20 MHz)
- Two External RC modes
- One External Clock mode:
- ECIO (up to 20 MHz)
- Internal Oscillator Block:
 - 8 user-selectable frequencies (31 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz, 8 MHz)

Analog Features:

- 10-bit, up to 14-channel Analog-to-Digital Converter:
 - Programmable Acquisition Time
 - Conversion available during Sleep mode
- Dual Analog Comparators
- Programmable Low Current Brown-out Reset (BOR) Circuitry and Programmable Low-Voltage Detect (LVD)

Peripheral Features:


- High Sink/Source Current: 25 mA
- Two 8-bit Timers with Prescaler
- Timer1/RTC module:
 - 16-bit timer/counter with prescaler
 - Can be incremented during Sleep via external 32 kHz watch crystal
- Master Synchronous Serial Port (MSSP) with 3-wire SPI[™] and I²C[™] (Master and Slave) modes
- Addressable Universal Synchronous
 Asynchronous Receiver Transmitter (AUSART)
- Three Capture, Compare, PWM modules:
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 PWM max. resolution is 10 bits
- Parallel Slave Port (PSP) 40/44-pin devices only

Special Microcontroller Features:

- Fail-Safe Clock Monitor for protecting critical applications against crystal failure
- Two-Speed Start-up mode for immediate code execution
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Programmable Code Protection
- Processor Read Access to Program Memory
- Power Saving Sleep mode
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- MPLAB[®] In-Circuit Debug (ICD) via two pins
- MCLR pin function replaceable with input only pin

	Program	Data		upts		tors		М	SSP		
Device	Memory (# Single-Word Instructions)	Data SRAM (Bytes)	I/O	Interrup	10-bit A/D (ch)	Comparato	CCP (PWM)	SPI	l ² C (Master)	AUSART	Timers 8/16-bit
PIC16F737	4096	368	25	16	11	2	3	Yes	Yes	Yes	2/1
PIC16F747	4096	368	36	17	14	2	3	Yes	Yes	Yes	2/1
PIC16F767	8192	368	25	16	11	2	3	Yes	Yes	Yes	2/1
PIC16F777	8192	368	36	17	14	2	3	Yes	Yes	Yes	2/1

Pin Diagrams



Pin Diagrams (Continued)




Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	. 15
3.0	Reading Program Memory	. 31
4.0	Oscillator Configurations	. 33
5.0	I/O Ports	. 49
6.0	Timer0 Module	. 73
7.0	Timer1 Module	. 77
8.0	Timer2 Module	. 85
9.0	Capture/Compare/PWM Modules	. 87
10.0	Master Synchronous Serial Port (MSSP) Module	. 93
11.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	133
12.0	Analog-to-Digital Converter (A/D) Module	151
13.0	Comparator Module	
14.0	Comparator Voltage Reference Module	167
15.0	Special Features of the CPU	169
16.0	Instruction Set Summary	193
17.0	Development Support	201
18.0	Electrical Characteristics	207
19.0	DC and AC Characteristics Graphs and Tables	
20.0	Packaging Information	239
Apper	ndix A: Revision History	249
Apper	ndix B: Device Differences	249
Apper	ndix C: Conversion Considerations	250
Index		251
On-Li	ne Support	259
Syste	ms Information and Upgrade Hot Line	259
Reade	er Response	260
PIC16	6F7X7 Product Identification System	261

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information about the following devices:

- PIC16F737 PIC16F767
- PIC16F747 PIC16F777

PIC16F737/767 devices are available only in 28-pin packages, while PIC16F747/777 devices are available in 40-pin and 44-pin packages. All devices in the PIC16F7X7 family share common architecture with the following differences:

- The PIC16F737 and PIC16F767 have one-half of the total on-chip memory of the PIC16F747 and PIC16F777.
- The 28-pin devices have 3 I/O ports, while the 40/44-pin devices have 5.
- The 28-pin devices have 16 interrupts, while the 40/44-pin devices have 17.
- The 28-pin devices have 11 A/D input channels, while the 40/44-pin devices have 14.
- The Parallel Slave Port is implemented only on the 40/44-pin devices.
- Low-Power modes: RC_RUN allows the core and peripherals to be clocked from the INTRC, while SEC_RUN allows the core and peripherals to be clocked from the low-power Timer1. Refer to Section 4.7 "Power Managed Modes" for further details.
- Internal RC oscillator with eight selectable frequencies, including 31.25 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz and 8 MHz. The INTRC can be configured as a primary or secondary clock source. Refer to Section 4.5 "Internal Oscillator Block" for further details.

- The Timer1 module current consumption has been greatly reduced from 20 μ A (previous PIC16 devices) to 1.8 μ A typical (32 kHz at 2V), which is ideal for real-time clock applications. Refer to **Section 7.0 "Timer1 Module"** for further details.
- Extended Watchdog Timer (WDT) that can have a programmable period from 1 ms to 268s. The WDT has its own 16-bit prescaler. Refer to **Section 15.17** "**Watchdog Timer (WDT)**" for further details.
- Two-Speed Start-up: When the oscillator is configured for LP, XT or HS, this feature will clock the device from the INTRC while the oscillator is warming up. This, in turn, will enable almost immediate code execution. Refer to Section 15.17.3 "Two-Speed Clock Start-up Mode" for further details.
- Fail-Safe Clock Monitor: This feature will allow the device to continue operation if the primary or secondary clock source fails, by switching over to the INTRC.

The available features are summarized in Table 1-1. Block diagrams of the PIC16F737/767 and PIC16F747/777 devices are provided in Figure 1-1 and Figure 1-2, respectively. The pinouts for these device families are listed in Table 1-2 and Table 1-3.


Additional information may be found in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.


Key Features	PIC16F737	PIC16F747	PIC16F767	PIC16F777
Operating Frequency	DC – 20 MHz	DC – 20 MHz	DC – 20 MHz	DC – 20 MHz
Resets (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)
Flash Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	368	368	368	368
Interrupts	16	17	16	17
I/O Ports	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C	Ports A, B, C, D, E
Timers	3	3	3	3
Capture/Compare/PWM Modules	3	3	3	3
Master Serial Communications	MSSP, USART	MSSP, USART	MSSP, USART	MSSP, USART
Parallel Communications	—	PSP	—	PSP
10-bit Analog-to-Digital Module	11 Input Channels	14 Input Channels	11 Input Channels	14 Input Channels
Instruction Set	35 Instructions	35 Instructions	35 Instructions	35 Instructions
Packaging	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP

TABLE 1-1: PIC16F7X7 DEVICE FEATURES

PIC16F7X7







© 2003 Microchip Technology Inc.

TABLE 1-2: PIC16F737 AND PIC16F767 PINOUT DESCRIPTION

Pin Name	PDIP SSOP SOIC Pin #	QFN Pin #	I/O/P Type	Buffer Type	Description
OSC1/CLKI/RA7 OSC1	9	7	I	ST/CMOS ⁽³⁾	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; otherwise CMOS.
CLKI			Ι		External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins).
RA7			I/O	ST	Digital I/O.
OSC2/CLKO/RA6 OSC2	10	6	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO			0 I/O	ST	In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
			1/0		Digital I/O.
MCLR/Vpp/RE3 MCLR	1	26	I	ST	Master Clear (input) or programming voltage (output). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP			Р		Programming voltage input.
RE3			I		Digital input only pin.
					PORTA is a bidirectional I/O port.
RA0/AN0	2	27		TTL	
RA0			I/O		Digital I/O.
AN0			I		Analog input 0.
RA1/AN1	3	28		TTL	
RA1			I/O		Digital I/O.
AN1			I		Analog input 1.
RA2/AN2/VREF-/CVREF	4	1	1/0	TTL	
RA2 AN2			I/O		Digital I/O. Analog input 2.
VREF-					A/D reference voltage input (low).
CVREF			0		Comparator voltage reference output.
RA3/AN3/VREF+	5	2	-	TTL	
RA3	Ū	2	I/O		Digital I/O.
AN3			1		Analog input 3.
Vref+			I		A/D reference voltage input (high).
RA4/T0CKI/C1OUT	6	3		ST	
RA4			I/O		Digital I/O – Open-drain when configured as output.
TOCKI			I		Timer0 external clock input.
C1OUT			0		Comparator 1 output bit.
RA5/AN4/LVDIN/SS/C2OUT	7	4		TTL	
RA5			I/O		Digital I/O.
AN4			I I		Analog input 4.
			I/O		Low-voltage detect input.
SS C2OUT			0		SPI slave select input. Comparator 2 output bit.
52001				1	oomparator 2 output bit.

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

Pin Name	PDIP SSOP SOIC Pin #	QFN Pin #	I/O/P Type	Buffer Type	Description
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT/AN12	21	18		TTL/ST ⁽¹⁾	
RB0			I/O		Digital I/O.
INT			I		External interrupt.
AN12			I		Analog input channel 12.
RB1/AN10	22	19		TTL	
RB1			I/O		Digital I/O.
AN10			I		Analog input channel 10.
RB2/AN8	23	20		TTL	
RB2			I/O		Digital I/O.
AN8			I		Analog input channel 8.
RB3/CCP2/AN9	24	21		TTL	
RB3			I/O		Digital I/O.
CCP2			I/O		CCP2 capture input, compare output, PWM output.
AN9			I		Analog input channel 9.
RB4/AN11	25	22		TTL	
RB4			I/O		Digital I/O.
AN11			I		Analog input channel 11.
RB5/AN13/CCP3	26	23		TTL	
RB5			I/O		Digital I/O.
AN13			I		Analog input channel 13.
CCP3			I/O	(-)	CCP3 capture input, compare output, PWM output.
RB6/PGC	27	24		TTL/ST ⁽²⁾	
RB6			I/O		Digital I/O.
PGC			I/O		In-circuit debugger and ICSP programming clock.
RB7/PGD	28	25		TTL/ST ⁽²⁾	
RB7			I/O		Digital I/O.
PGD			I/O		In-circuit debugger and ICSP programming data.
Legend: I = input) = output			= input/output P = power
— = Not use	d T	TL = TTL	input	ST =	Schmitt Trigger input

TABLE 1-2: PIC16F737 AND PIC16F767 PINOUT DESCRIPTION (CONTINUED)

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

© 2003 Microchip Technology Inc.

Pin Name	PDIP SSOP SOIC Pin #	QFN Pin #	l/O/P Type	Buffer Type	Description
					PORTC is a bidirectional I/O port.
RC0/T1OSO/T1CKI RC0 T1OSO T1CKI	11	8	I/O O I	ST	Digital I/O. Timer1 oscillator output. Timer1 external clock input.
RC1/T1OSI/CCP2 RC1 T1OSI CCP2	12	9	I/O I I/O	ST	Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1 RC2 CCP1	13	10	I/O I/O	ST	Digital I/O. Capture1 input, Compare1 output, PWM1 output.
RC3/SCK/SCL RC3 SCK SCL	14	11	I/O I/O I/O	ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.
RC4/SDI/SDA RC4 SDI SDA	15	12	I/O I I/O	ST	Digital I/O. SPI data in. I ² C data I/O.
RC5/SDO RC5 SDO	16	13	I/O O	ST	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX CK	17	14	I/O O I/O	ST	Digital I/O. USART asynchronous transmit. USART1 synchronous clock.
RC7/RX/DT RC7 RX DT	18	15	I/O I I/O	ST	Digital I/O. USART asynchronous receive. USART synchronous data.
Vss	8, 19	5, 16	Р	—	Ground reference for logic and I/O pins.
Vdd	20	17	Р	_	Positive supply for logic and I/O pins.
VDD Legend: I = input — = Not used	20		Р	— I/O	

TABLE 1-2: PIC16F737 AND PIC16F767 PINOUT DESCRIPTION (CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

Pin Name	PDIP Pin #	QFN Pin #	TQFP Pin #	l/O/P Type	Buffer Type	Description
OSC1/CLKI/RA7 OSC1	13	32	31	I	ST/CMOS ⁽⁴⁾	Oscillator crystal or external clock input. Oscillator crystal input or external clock source inpu ST buffer when configured in RC mode; otherwise
CLKI				I		CMOS. External clock source input. Always associated wit pin function OSC1 (see OSC1/CLKI, OSC2/CLKC
RA7				I/O	ST	pins). Bidirectional I/O pin.
OSC2/CLKO/RA6 OSC2	14	33	30	0	—	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0		In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6				I/O	ST	Bidirectional I/O pin.
MCLR/VPP/RE3 MCLR VPP	1	18	18	I P	ST	Master Clear (input) or programming voltage (output). Master Clear (Reset) input. This pin is an active- low Reset to the device. Programming voltage input.
RE3						Digital input only pin.
						PORTA is a bidirectional I/O port.
RA0/AN0 RA0 AN0	2	19	19	I/O I	TTL	Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	20	20	I/O I	TTL	Digital I/O. Analog input 1.
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	4	21	21	I/O I I	TTL	Digital I/O. Analog input 2. A/D reference voltage input (low). Comparator voltage reference output.
RA3/AN3/VREF+ RA3 AN3 VREF+	5	22	22	/O 	TTL	Digital I/O. Analog input 3. A/D reference voltage input (high).
RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	6	23	23	' I/O I O	ST	Digital I/O – Open-drain when configured as output Timer0 external clock input. Comparator 1 output.
RA5/AN4/LVDIN/SS/C2OUT RA5 AN4 LVDIN SS	7	24	24	I/O I I	TTL	Digital I/O. Analog input 4. Low-voltage detect input. SPI slave select input.
C2OUT						Comparator 2 output.

TABLE 1-3: PIC16F747 AND PIC16F777 PINOUT DESCRIPTION

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured as a general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

Pin Name	PDIP Pin #	QFN Pin #	TQFP Pin #	I/O/P Type	Buffer Type	Description
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT/AN12	33	9	8		TTL/ST ⁽¹⁾	
RB0				I/O		Digital I/O.
INT				I		External interrupt.
AN12				I		Analog input channel 12.
RB1/AN10	34	10	9		TTL	
RB1			-	I/O		Digital I/O.
AN10				I		Analog input channel 10.
RB2/AN8	35	11	10		TTL	
RB2	00		10	I/O		Digital I/O.
AN8				., C		Analog input channel 8.
RB3/CCP2/AN9	36	12	11		TTL	
RB3	30	12		I/O	116	Digital I/O.
CCP2				I/O		CCP2 capture input, compare output, PWM output
AN9				I		Analog input channel 9.
RB4/AN11	37	14	14		TTL	
RB4	57	14	14	I/O	116	Digital I/O.
AN11				"U		Analog input channel 11
	20	45	45	•		
RB5/AN13/CCP3	38	15	15	I/O	TTL	Digital I/O
RB5 AN13				1/0		Digital I/O.
CCP3						Analog input channel 13. CCP3 capture input, compare output, PWM output
		4.0	4.0		TT (0 T (2)	
RB6/PGC	39	16	16	I/O	TTL/ST ⁽²⁾	District 1/O
RB6 PGC				1/O		Digital I/O.
				1/0	(2)	In-circuit debugger and ICSP programming clock.
RB7/PGD	40	17	17		TTL/ST ⁽²⁾	
RB7				I/O		Digital I/O.
PGD				I/O		In-circuit debugger and ICSP programming data.
Legend: I = input		0 = ou	•		I/O = inpu	
— = Not used	t	TTL =	TTL inpu	ıt	ST = Sch	mitt Trigger input

TABLE 1-3: PIC16F747 AND PIC16F777 PINOUT DESCRIPTION (CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured as a general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

Pin Name	PDIP Pin #	QFN Pin #	TQFP Pin #	I/O/P Type	Buffer Type	Description
						PORTC is a bidirectional I/O port.
RC0/T1OSO/T1CKI RC0 T1OSO T1CKI	15	34	32	I/O O I	ST	Digital I/O. Timer1 oscillator output. Timer1 external clock input.
RC1/T1OSI/CCP2 RC1 T1OSI CCP2	16	35	35	I/O I I/O	ST	Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1 RC2 CCP1	17	36	36	I/O I/O	ST	Digital I/O. Capture1 input, Compare1 output, PWM1 output.
RC3/SCK/SCL RC3 SCK SCL	18	37	37	I/O I/O I/O	ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode
RC4/SDI/SDA RC4 SDI SDA	23	42	42	I/O I I/O	ST	Digital I/O. SPI data in. I ² C data I/O.
RC5/SDO RC5 SDO	24	43	43	I/O O	ST	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX CK	25	44	44	I/O O I/O	ST	Digital I/O. USART asynchronous transmit. USART1 synchronous clock.
RC7/RX/DT RC7 RX DT	26	1	1	I/O I I/O	ST	Digital I/O. USART asynchronous receive. USART synchronous data.
Legend: I = input — = Not used Note 1: This buffer is a			TTL inpu			mitt Trigger input

PIC16F747 AND PIC16F777 PINOUT DESCRIPTION (CONTINUED) **TABLE 1-3:**

This buffer is a Schmitt Trigger input when used in Serial Programming mode. 2:

This buffer is a Schmitt Trigger input when configured as a general purpose I/O and a TTL input when used in the Parallel 3: Slave Port mode (for interfacing to a microprocessor bus).

RD2 PSP2 I/C RD3/PSP3 22 41 41 RD3 PSP3 I/C RD4/PSP4 27 2 2 RD4/PSP4 27 2 2 RD4 I/C I/C I/C RD5/PSP5 28 3 3 I/C RD6/PSP6 29 4 4 I/C RD6/PSP6 29 4 4 I/C RD6/PSP6 29 4 4 I/C RD7/PSP7 30 5 5 I/C RE0/RD/AN5 8 25 25 I/C RE0/RD/AN5 8 25 25 I/C RE1/WR/AN6 9 26 26 I RE1 I I I I RE2/CS/AN7 10 27 27 I/C RE2 I I I I RE2 I I I I RE2 I I I I RE1 <td< th=""><th>ST/TTL⁽³⁾ ST/TTL⁽³⁾ ST/TTL⁽³⁾ ST/TTL⁽³⁾ ST/TTL⁽³⁾</th><th>PORTD is a bidirectional I/O port or Parallel Slave Por when interfacing to a microprocessor bus. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data.</th></td<>	ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾	PORTD is a bidirectional I/O port or Parallel Slave Por when interfacing to a microprocessor bus. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data.
RD0 PSP0 RD1 RD1 PSP1 20 39 39 100 VC RD1/PSP1 20 39 39 100 VC 100 VC 100 VC 100 VC 100 VC 100 VC RD2/PSP2 21 40 40 100 VC 100 VC 100 VC 100 VC 100 VC 100 VC RD3/PSP3 22 41 41 100 VC 100 VC </td <td>ST/TTL⁽³⁾ ST/TTL⁽³⁾ ST/TTL⁽³⁾ ST/TTL⁽³⁾ ST/TTL⁽³⁾</td> <td>when interfacing to a microprocessor bus. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O.</td>	ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾	when interfacing to a microprocessor bus. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O.
RD0 PSP0 RD1 RD1 PSP1 20 39 39 100 VC RD1/PSP1 20 39 39 100 VC 100 VC 100 VC 100 VC 100 VC 100 VC RD2/PSP2 21 40 40 100 VC 100 VC 100 VC 100 VC 100 VC 100 VC RD3/PSP3 22 41 41 100 VC 100 VC </td <td>ST/TTL⁽³⁾ ST/TTL⁽³⁾ ST/TTL⁽³⁾ ST/TTL⁽³⁾ ST/TTL⁽³⁾</td> <td>Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O.</td>	ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾	Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O.
PSP0 20 39 39 10 RD1/PSP1 20 39 39 10 RD2 21 40 40 10 RD2/PSP2 21 40 40 10 RD3 22 41 41 10 RD3 22 41 41 10 RD3/PSP3 22 41 41 10 RD3/PSP3 22 41 41 10 RD3/PSP3 22 41 41 10 RD4 7 2 2 10 RD4/PSP4 27 2 2 10 RD5/PSP5 28 3 3 10 RD6/PSP6 29 4 4 10 RD7/PSP7 30 5 5 10 RE0/RD 8 25 25 10 RE1/WR/AN6 9 26 26 1 WR 10 27 2	ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾	Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O.
RD1/PSP1 20 39 39 WC RD1 PSP1 10 10 10 RD2/PSP2 21 40 40 10 RD3/PSP3 22 41 41 10 RD3/PSP3 22 41 41 10 RD3/PSP3 22 41 41 10 RD4 27 2 2 10 10 RD5/PSP5 28 3 3 10 10 RD6/PSP6 29 4 4 10 10 RD7/PSP7 30 5 5 10 10 RE0/RD/AN5 8 25 25 10 RE1/WR/AN6 9 26 26 1 WR 1 1 10 27 27 RE2/CS/AN7 10 27 27 10 RE2 CS 1 1 1 RE2 CS 1 1 1 RE1 N7 10 27 27 1 <td>ST/TTL⁽³⁾ ST/TTL⁽³⁾ ST/TTL⁽³⁾ ST/TTL⁽³⁾ ST/TTL⁽³⁾</td> <td>Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O.</td>	ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾	Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O.
RD1 PSP1 21 40 40 100 WC RD2 PSP2 21 40 40 100 WC 100 WC RD3/PSP3 22 41 41 100 WC 100 WC 100 WC RD3/PSP3 22 41 41 100 WC 100 WC 100 WC 100 WC RD4/PSP4 27 2 2 100 WC 100 WC 100 WC 100 WC 100 WC 100 WC RD5/PSP5 28 3 3 100 WC	ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾	Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O.
PSP1 21 40 40 40 RD2/PSP2 21 40	ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾	Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O.
RD2/PSP2 21 40 40 10 RD2 PSP2 21 40 40 10 RD3/PSP3 22 41 41 10 RD3/PSP3 22 41 41 10 RD4/PSP4 27 2 2 10 10 RD5/PSP5 28 3 3 10 10 RD6/PSP6 29 4 4 10 10 RD7/PSP7 30 5 5 10 10 RE0/RD/AN5 8 25 25 10 1 RE1/WR/AN6 9 26 26 6 1 WR 1 10 27 27 10 1 RE2/CS/AN7 10 27 27 10 1 AN6 1 1 1 1	ST/TTL ⁽³⁾ ST/TTL ⁽³⁾ ST/TTL ⁽³⁾	Digital I/O. Parallel Slave Port data. Digital I/O.
RD2 PSP2 I/C RD3/PSP3 22 41 41 RD3 PSP3 I/C RD4/PSP4 27 2 2 RD4/PSP4 27 2 2 RD4 I/C I/C I/C RD5/PSP5 28 3 3 I/C RD6/PSP6 29 4 4 I/C RD6/PSP6 29 4 4 I/C RD6/PSP6 29 4 4 I/C RD7/PSP7 30 5 5 I/C RE0/RD/AN5 8 25 25 I/C RE0/RD/AN5 8 25 25 I/C RE1/WR/AN6 9 26 26 I RE1 I I I I RE2/CS/AN7 10 27 27 I/C RE2 I I I I RE2 I I I I RE2 I I I I RE1 <td< td=""><td>ST/TTL⁽³⁾ ST/TTL⁽³⁾</td><td>Parallel Slave Port data. Digital I/O.</td></td<>	ST/TTL ⁽³⁾ ST/TTL ⁽³⁾	Parallel Slave Port data. Digital I/O.
PSP2 22 41 41 41 RD3 22 41) ST/TTL ⁽³⁾ ST/TTL ⁽³⁾	Parallel Slave Port data. Digital I/O.
RD3/PSP3 22 41 41 //C RD3 PSP3 27 2 2 RD4 27 2 2 //C RD5 28 3 3 //C RD5/PSP5 28 3 3 //C RD6/PSP6 29 4 4 //C RD6/PSP6 29 4 4 //C RD7 30 5 5 //C RD7/PSP7 30 5 5 //C RE0/RD/AN5 8 25 25 //C RE0 RD 1 1 //C AN5 8 25 25 //C RE1/WR/AN6 9 26 26 //C WR 1 1 //C 1 //C AN6 1 27 27 //C //C	ST/TTL ⁽³⁾ ST/TTL ⁽³⁾	Digital I/O.
RD3 PSP3 27 2 2 1000000000000000000000000000000000000)) ST/TTL ⁽³⁾	5
PSP3 27 2 2 1/0 RD4/PSP4 27 2 2 1/0 RD4 27 2 2 1/0 RD5/PSP5 28 3 3 1/0 RD5/PSP5 28 3 3 1/0 RD6/PSP6 29 4 4 1/0 RD6/PSP6 29 4 4 1/0 RD6/PSP6 29 4 4 1/0 RD7/PSP7 30 5 5 1/0 RD7/PSP7 30 5 5 1/0 RE0/RD/AN5 8 25 25 1/0 RE1/WR/AN6 9 26 26 1 WR 1 1 1 1 RE2/CS/AN7 10 27 27 1/0 RE2 CS 1 1 1 AN7 10 27 27 1/0) ST/TTL ⁽³⁾	5
RD4/PSP4 27 2 2 1/0 RD4 27 2 2 1/0 PSP4 28 3 3 1/0 RD5/PSP5 28 3 3 1/0 RD6/PSP6 29 4 4 1/0 RD6/PSP6 29 4 4 1/0 RD6/PSP6 29 4 4 1/0 RD7 30 5 5 1/0 RD7/PSP7 30 5 5 1/0 RE0/RD/AN5 8 25 25 1/0 RE1/WR/AN6 9 26 26 1 RE1 10 27 27 1/0 RE2/CS/AN7 10 27 27 1/0 AN7 10 27 27 1/0	ST/TTL ⁽³⁾	
RD4 //C PSP4 //C RD5/PSP5 28 3 3 RD5 //C //C PSP5 //C //C RD6/PSP6 29 4 4 RD6 29 5 5 RD7 30 5 5 RD7 30 5 5 RE0/RD/AN5 8 25 25 RE1/RD 8 25 26 RE1/WR/AN6 9 26 26 WR 1 1 1 AN6 1 1 1 RE2/CS/AN7 10 27 27 RE2 CS 1 1)	
PSP4 //C RD5/PSP5 28 3 3 RD5 //C //C PSP5 29 4 4 RD6 29 5 5 RD7 30 5 5 RD7 30 5 5 RE0/RD/AN5 8 25 25 RE0 8 25 25 RE1 1 1 1 AN5 9 26 26 RE1 10 27 27 RE2 10 27 27 RE2 1 1 1 AN7 10 27 27 <td></td> <td>Digital I/O.</td>		Digital I/O.
RD5 PSP5 29 4 4 100 RD6/PSP6 29 4 4 100 RD7/PSP7 30 5 5 100 RD7 PSP7 30 5 5 100 RE0/RD/AN5 RD7 PSP7 8 25 25 100 RE0/RD/AN5 RD7 PSP7 8 25 25 100 RE1/WR/AN6 WR AN6 RE2/CS/AN7 9 26 26 100 RE2/CS/AN7 AN7 10 27 27 100 RE2 CS AN7 10 27 27 100		Parallel Slave Port data.
RD5 PSP5 29 4 4 100 RD6/PSP6 29 4 4 100 RD7/PSP7 30 5 5 100 RD7 PSP7 30 5 5 100 RE0/RD/AN5 RD7 PSP7 8 25 25 100 RE0/RD/AN5 RD7 PSP7 8 25 25 100 RE1/WR/AN6 WR AN6 RE2/CS/AN7 9 26 26 100 RE2/CS/AN7 AN7 10 27 27 100 RE2 CS AN7 10 27 27 100	ST/TTL ⁽³⁾	
RD6/PSP6 29 4 4 //C RD6 PSP6 30 5 5 //C RD7/PSP7 30 5 5 //C //C RD7 9 2 25 25 //C RE0/RD/AN5 8 25 25 //C RE0/RD 8 25 25 //C AN5 8 25 26 1 AN5 9 26 26 //C RE1/WR/AN6 9 26 26 //C WR 10 27 27 //C RE2/CS/AN7 10 27 27 //C AN7 10 27 27 //C		Digital I/O.
RD6 PSP6 30 5 5 RD7 PSP7 30 5 5 RD7 PSP7 30 5 5 RD7 PSP7 8 25 25 RE0 RD RD AN5 8 25 25 RE1/WR/AN6 9 26 26 RE1/WR/AN6 9 26 26 RE2/CS/AN7 10 27 27 RE2 CS AN7 10 27 27	1	Parallel Slave Port data.
PSP6 30 5 5 1/C RD7/PSP7 30 5 5 1/C PSP7 30 5 5 1/C RE0/RD/AN5 8 25 25 1/C RE0/RD/AN5 8 25 25 1/C AN5 1 1 1/C 1 AN5 9 26 26 1/C RE1/WR/AN6 9 26 26 1/C WR 1 1 1 1 RE2/CS/AN7 10 27 27 1/C RE2 CS 1 1 1	ST/TTL ⁽³⁾	
RD7/PSP7 30 5 5 RD7 9 25 25 RE0/RD/AN5 8 25 25 RE0/RD/AN5 8 25 25 RE0/RD/AN5 8 25 25 RE0/RD 9 26 26 RE1/WR/AN6 9 26 26 RE1/WR/AN6 9 26 26 RE1/WR/AN6 9 26 26 RE2/CS/AN7 10 27 27 RE2/CS/AN7 10 27 27 RE2 10 10 10 AN7 10 27 27		Digital I/O.
RD7 PSP7 I/C RE0/RD/AN5 8 25 25 RE0 RD 8 25 25 I/C AN5 1 1 1 RE1/WR/AN6 9 26 26 RE1 WR 1 1 1 AN6 1 1 1 RE2/CS/AN7 10 27 27 RE2 CS 7 10 10 1)	Parallel Slave Port data.
PSP7 //C RE0/RD/AN5 8 25 25 RE0 RD 8 25 25 //C AN5 1 1 1 RE1/WR/AN6 9 26 26 1 WR 1 1 1 1 AN6 9 26 26 1 RE2/CS/AN7 10 27 27 1/C RE2 CS 10 27 27 1/C AN7 10 27 1 1	ST/TTL ⁽³⁾	
RE0/RD/AN5 8 25 25 RE0 RD AN5 I I/C AN5 I I RE1/WR/AN6 9 26 26 RE1 WR I I I AN6 I I I RE2/CS/AN7 10 27 27 RE2 CS I I/C I AN7 I 27 27		Digital I/O.
RE0 RD I/C AN5 I RE1/WR/AN6 9 26 26 RE1 WR I I/C I/C AN6 I I/C I RE2/CS/AN7 10 27 27 RE2 CS I I/C I AN7 I 27 27		Parallel Slave Port data.
RE0 RD I/C AN5 I RE1/WR/AN6 9 26 26 RE1 WR I I/C I/C AN6 I I/C I RE2/CS/AN7 10 27 27 RE2 CS I I/C I AN7 I 27 27		PORTE is a bidirectional I/O port.
RD I AN5 I RE1/WR/AN6 9 26 26 RE1 I I/C WR I I AN6 I I RE2/CS/AN7 10 27 27 RE2 CS I I/C I AN7 I 27 27	ST/TTL ⁽³⁾	
AN5 I RE1/WR/AN6 9 26 26 RE1/WR 9 26 26 10 WR 1 1 1 1 AN6 10 27 27 10 RE2/CS/AN7 10 27 27 10 AN7 10	1	Digital I/O.
RE1/WR/AN6 9 26 26 100 RE1 WR I I I AN6 I I I I RE2/CS/AN7 10 27 27 I/C RE2 I I/C I I AN6 I I I I RE2/CS/AN7 10 27 27 I/C AN7 I I I I		Read control for Parallel Slave Port. Analog input 5.
RE1 WR AN6 I/C RE2/CS/AN7 10 27 27 RE2 CS I/C I/C I/C AN7 I 10 27 27	ST/TTL ⁽³⁾	Analog input 5.
WR I AN6 I RE2/CS/AN7 10 27 27 RE2 I I/C I/C CS I I/C I AN7 I I I/C		Digital I/O.
AN6 RE2/CS/AN7 10 27 27 RE2 CS AN7 10 27 27 I/C I 1 I I I		Write control for Parallel Slave Port.
RE2 I/C CS I AN7 I		Analog input 6.
RE2 I/C CS I AN7 I	ST/TTL ⁽³⁾	
AN7 I		Digital I/O.
		Chip select control for Parallel Slave Port.
		Analog input 7.
/ss — 31 — P	—	Analog ground reference.
Vss 12, 31 6, 30 6, 29 P	—	Ground reference for logic and I/O pins.
VDD — 8 — P	—	Analog positive supply.
VDD 11, 32 7, 28 7, 28 P	_	Positive supply for logic and I/O pins.
NC — 13, 29 12, 13, — 33, 34	1	These pins are not internally connected. These pins should be left unconnected.

TABLE 1-3: PIC16F747 AND PIC16F777 PINOUT DESCRIPTION (CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured as a general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

2.0 MEMORY ORGANIZATION

There are two memory blocks in each of these PICmicro[®] MCUs. The program memory and data memory have separate buses so that concurrent access can occur and is detailed in this section. The program memory can be read internally by user code (see Section 3.0 "Reading Program Memory").

Additional information on device memory may be found in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

2.1 Program Memory Organization

The PIC16F7X7 devices have a 13-bit program counter capable of addressing an 8K word x 14-bit program memory space. The PIC16F767/777 devices have 8K words of Flash program memory and the PIC16F737/747 devices have 4K words. The program memory maps for PIC16F7X7 devices are shown in Figure 2-1. Accessing a location above the physically implemented address will cause a wraparound.

The Reset vector is at 0000h and the interrupt vector is at 0004h.

2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 (Status<6>) and RP0 (Status<5>) are the bank select bits:


RP1:RP0	Bank
00	0
01	1
10	2
11	3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file (shown in Figure 2-2 and Figure 2-3) can be accessed either directly, or indirectly, through the File Select Register (FSR).

FIGURE 2-1: PROGRAM MEMORY MAPS AND STACKS FOR PIC16F7X7 DEVICES



© 2003 Microchip Technology Inc.

FIGL	JRE	2-2:
------	-----	------

DATA MEMORY MAP FOR PIC16F737 AND THE PIC16F767

				File dress A		File Address A		
	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180ŀ	
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181	
PCL	02h	PCL	82h	PCL	102h	PCL	182ł	
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183I	
FSR	04h	FSR	84h	FSR	104h	FSR	184	
PORTA	05h	TRISA	85h	WDTCON	105h		185	
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186ł	
PORTC	07h	TRISC	87h		107h		187ł	
	08h		88h		108h		188	
PORTE	09h	TRISE	89h	LVDCON	109h		189	
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18A	
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18B	
PIR1	0Ch	PIE1	8Ch	PMDATA	10Ch	PMCON1	18C	
PIR2	0Dh	PIE2	8Dh	PMADR	10Dh		18D	
	0Eh	PCON	8Eh	PMDATH	10Eh		18E	
TMR1H	0Fh	OSCCON	8Fh	PMADRH	10Fh		18FI	
T1CON	10h	OSCTUNE	90h		110h		190	
TMR2	11h	SSPCON2	91h					
T2CON	12h	PR2	92h					
SSPBUF	13h	SSPADD	93h					
SSPCON	14h	SSPSTAT	94h					
CCPR1L	15h	CCPR3L	95h					
CCPR1H	16h	CCPR3H	96h	General		General		
CCP1CON	17h	CCP3CON	97h	Purpose		Purpose		
RCSTA	18h	TXSTA	98h	Register		Register		
TXREG	19h	SPBRG	99h	16 Bytes		16 Bytes		
RCREG	1Ah		9Ah					
CCPR2L	1Bh	ADCON2	9Bh					
	1Ch	CMCON	9Ch					
CCP2CON	1Dh	CVRCON	9Dh					
ADRESH	1Eh	ADRESL	9Eh					
ADCON0	1Fh	ADCON1	9Fh		11Fh		19FI	
General Purpose Register	20h	General Purpose Register 80 Bytes	A0h EFh	General Purpose Register 80 Bytes	120h 16Fh	General Purpose Register 80 Bytes	1A0	
96 Bytes			F0h		170h		1F0ł	
00 29100		accesses 70h-7Fh		accesses 70h-7Fh		accesses 70h-7Fh		
	7Fh		FFh	Develop	17Fh	Deals 0	1FF	
Bank 0		Bank 1		Bank 2		Bank 3		



DATA MEMORY MAP FOR PIC16F747 AND THE PIC16F777

4	File Address	/	File Address		A	Fil ddi	
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	18
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	18
PCL	02h	PCL	82h	PCL	102h	PCL	18
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	18
FSR	04h	FSR	84h	FSR	104h	FSR	18
PORTA	05h	TRISA	85h	WDTCON	105h		18
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	18
PORTC	07h	TRISC	87h		107h		18
PORTD	08h	TRISD	88h		108h		18
PORTE	09h	TRISE	89h	LVDCON	109h		18
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18
PIR1	0Ch	PIE1	8Ch	PMDATA	10Ch	PMCON1	18
PIR2	0Dh	PIE2	8Dh	PMADR	10Dh		18
TMR1L	0Eh	PCON	8Eh	PMDATH	10Eh		18
TMR1H	0Fh	OSCCON	8Fh	PMADRH	10Fh		18
T1CON	10h	OSCTUNE	90h		110h		19
TMR2	11h	SSPCON2	91h				
T2CON	12h	PR2	92h				
SSPBUF	13h	SSPADD	93h				
SSPCON	14h	SSPSTAT	94h				
CCPR1L	15h	CCPR3L	95h				
CCPR1H	16h	CCPR3H	96h			Ormanal	
CCP1CON	17h	CCP3CON	97h	General Purpose		General Purpose	
RCSTA	18h	TXSTA	98h	Register		Register	
TXREG	19h	SPBRG	99h	16 Bytes		16 Bytes	
RCREG	1Ah		9Ah				
CCPR2L	1Bh	ADCON2	9Bh				
CCPR2H	1Ch	CMCON	9Ch				
CCP2CON	1Dh	CVRCON	9Dh				
ADRESH	1Eh	ADRESL	9Eh				
ADCON0	1Fh	ADCON1	9Fh		11Fh		19
	20h		A0h		120h		1/
		General	7.011	General		General	
		Purpose		Purpose		Purpose	
General Purpose		Register 80 Bytes		Register 80 Bytes		Register 80 Bytes	
Register		00 2,000	EFh	22,000	16Fh		1E
96 Bytes			F0h	<u> </u>	170h	1	İİ
30 Dyles		accesses		accesses		accesses	
		70h-7Fh		70h-7Fh		70h-7Fh	
	7Fh		FFh		17Fh		1
Bank 0	- /	Bank 1		Bank 2		Bank 3	
Unimplemer	nted data i	memory locations	read as 'o)'.			
* Not a physic							

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

March Timer0 Module Register xxxx xxxxx xxxx xxxx x	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Oth TMR0 Timer0 Module Register xxxx	Bank 0)										
Method PCL Program Counter (PC) Least Significant Byte 0000 0000 29, 180 03h(4) STATUS IRP RP1 RP0 TO PD Z DC C 0001 1xxx 21, 180 03h(4) FSR Indirect Data Memory Address Pointer xxxx xxxx 30, 180 05h PORTA PORTA Data Latch when written: PORTA pins when read xxxx xxxx 30, 180 07h PORTD PORTD Data Latch when written: PORTD pins when read xxxx xxxx xxxx 66, 180 07h PORTE - - - RE3 RE2 RE1 RE0 000 29, 180 07h PORTD PORTD Data Latch when written: PORTD pins when read xxxx xxxx <td>00h⁽⁴⁾</td> <td>INDF</td> <td>Addressin</td> <td colspan="8">dressing this location uses contents of FSR to address data memory (not a physical registe</td> <td>30, 180</td>	00h ⁽⁴⁾	INDF	Addressin	dressing this location uses contents of FSR to address data memory (not a physical registe								30, 180
Mail STATUS IRP RP1 RP0 TO PD Z DC C 0001 1xxx 21,180 0ahl FSR Indirect Data Memory Address Pointer xxxx 30,180 05h PORTA PORTA Data Latch when written: PORTA pins when read xxxx 30,180 05h PORTB PORTB Data Latch when written: PORTB pins when read xxxx 30,180 07h PORTD PORTD Data Latch when written: PORTD pins when read xxxx 30,180 08h PORTD PORTD Data Latch when written: PORTD pins when read xxxx xxxx 66,180 09h PORTE — — — RE3 RE2 RE1 RE0 20,80 </td <td>01h</td> <td>TMR0</td> <td>Timer0 Mc</td> <td>odule Registe</td> <td>ər</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>xxxx xxxx</td> <td>76, 180</td>	01h	TMR0	Timer0 Mc	odule Registe	ər						xxxx xxxx	76, 180
Odi/In FSR Indirect Data Memory Address Pointer XXXX	02h ⁽⁴⁾	PCL	Program C	Counter (PC)	Least Signif	ficant Byte					0000 0000	29, 180
DSh PORTA PORTA Data Latch when written: PORTA pins when read xxxx xxxx 55, 180 06h PORTB PORTB Data Latch when written: PORTB pins when read xxxx xxxx xxxx 66, 180 07h PORTC PORTD Data Latch when written: PORTD pins when read xxxx xxxx xxxx 66, 180 08h(9) PORTE - - - RE3 RE2 RE1 RE0 xxxx xxxx 66, 180 09h(9) PORTE - - - RE3 RE2 RE1 RE0 xxxx xxxx 66, 180 09h(9) PORTE - - - Write Buffer or the upper 5 bits of the Program Counter 0000 29, 180 09h(9) INTCON GIE PEIE TMR0IE INTOIE RBIE TMR0IF INTOIF RBIF 0000 0002 25, 180 00h PIR2 OSFIF CMIF LVDIF SEUF CCP3IF CCP2IF 00-0 000	03h ⁽⁴⁾	STATUS	IRP	RP1	С	0001 1xxx	21, 180					
Obic PORTB PORTB Data Latch when written: PORTB pins when read xxx0 0000 64, 180 07h PORTC PORTC Data Latch when written: PORTC pins when read xxxx xxxx 66, 180 08h(9) PORTD PORTD Data Latch when written: PORTD pins when read xxxx xxxx 67, 180 09h(9) PORTE - - - RE3 RE2 RE1 RE0 0000 68, 180 09h(9) PORTE - - - Write Buffer for the upper 5 bits of the Program Counter 0000 29, 180 09h(4) INTCON GIE PEIE TMR0IE INTOIE RBIE TIMR0IF INTOIF RBIF 0000 0002 25, 180 00ch PIR1 PSPIF(9) ADIF RCIF TXIF SSPIF CCP1IF TIMR1IF 0000 0002 27, 180 00ch TIMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx xxxx 83, 180 01h TICON - <td>04h⁽⁴⁾</td> <td>FSR</td> <td>Indirect Da</td> <td>ata Memory</td> <td>Address Poir</td> <td>nter</td> <td></td> <td>•</td> <td>•</td> <td></td> <td>xxxx xxxx</td> <td>30, 180</td>	04h ⁽⁴⁾	FSR	Indirect Da	ata Memory	Address Poir	nter		•	•		xxxx xxxx	30, 180
PORTC PORTC Data Latch when written: PORTC pins when read xxxx xxxx 66, 180 0gh(5) PORTD PORTD Data Latch when written: PORTD pins when read xxxx xxxx 66, 180 0gh(5) PORTE - - RE3 RE2 RE1 RE0 x000 68, 180 0gh(4) PCLATH - - Write Buffer for the upper 5 bits of the Program Counter 0000 29, 180 0gh(4) INTCON GIE PEIE TMROIE INTOIE RBIE TMROIF INTOIF RBIF 0000 0002 23, 180 0ph(4) INTCON GIE PEIE TMROIE INTOIE RBIF TMRIF 0000 0002 25, 180 0ph PIR2 OSFIF CMIF LVDIF BELIF CCP3IF CCP2IF 000- 0-00 27, 180 0ph TMR1H Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx	05h	PORTA	PORTA Da	ata Latch wh	en written: F	ORTA pins wh	nen read				xx0x 0000	55, 180
OB(6) PORTD PORTD Data Latch when written: PORTD pins when read xxxx \$67, 180 Ogh(6) PORTE - - - RE3 RE2 RE1 RE0	06h	PORTB	PORTB D	ata Latch wh	nen written: F	PORTB pins wi	hen read				xx00 0000	64, 180
Ogh(9) PORTE - - RE3 RE2 RE1 RE0	07h	PORTC	PORTC D	ata Latch wh	nen written: F	PORTC pins w	hen read				xxxx xxxx	66, 180
Only PCLATH — — Write Buffer for the upper 5 bits of the Program Counter 0 0000 29,180 OBh(4) INTCON GIE PEIE TMROIE INTOIE RBIE TMROIF INTOIF RBIF 0000 29,180 OCh PIR1 PSPIF(3) ADIF RCIF TXIF SSPIF CCP1IF TMR1IF 0000 0000 25,180 ODh PIR2 OSFIF CMIF LVDIF — BCLIF CCP1IF TMR1IF 0000 0000 25,180 ODh PIR2 OSFIF CMIF LVDIF — BCLIF CCP1IF TMR1IF 0000 0000 25,180 ODh TMR1L Holding Register for the Most Significant Byte of the 16-bit TMR1 Register xxxx xxxx 83,180 10h T1CON — T1RUN T1CKPS1 T1CKPS0 T1RYNC TMR1CS TMR1ON -000 0000 83,180 11h TMR2 Timer2 Module Register TUTPS1 TOUTP	08h ⁽⁵⁾	PORTD	PORTD D	ata Latch wh	nen written: F	PORTD pins w	hen read				xxxx xxxx	67, 180
OBh(4) INTCON GIE PEIE TMR0IE INTOIE RBIE TMR0IF INTOIF RBIF 0.000 0.000 23, 180 OCh PIR1 PSPIF(3) ADIF RCIF TXIF SSPIF CCP1IF TMR1IF 0.000 0.000 25, 180 ODh PIR2 OSFIF CMIF LVDIF — BCLIF — CCP3IF CCP2IF 0.000 0.000 27, 180 OEh TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx xxxx 83, 180 OFh TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register xxxx xxxx 83, 180 10h T1CON — T1RUN T1CKPS0 T1OSCN TMR1CS TMR1O 0.000 0.000 83, 180 11h TMR2 Timer2 Module Register TOUTPS3 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0 -000 0.000 86, 180 12h T2CON — TOUTPS3 TOUTPS2	09h (5)	PORTE	—	—	—	—	RE3	RE2	RE1	RE0	x000	68, 180
Och PIR1 PSPIF(3) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 0.000 0.000 25, 180 ODh PIR2 OSFIF CMIF LVDIF — BCLIF — CCP3IF CCP1IF TMR1IF 0.000 0.000 25, 180 ODh PIR2 OSFIF CMIF LVDIF — BCLIF — CCP3IF CCP1IF 0.000 0.000 27, 180 OEh TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx xxxx <t< td=""><td>0Ah^(1,4)</td><td>PCLATH</td><td>—</td><td>_</td><td>—</td><td>Write Buffer fo</td><td>or the upper</td><td>5 bits of the</td><td>Program C</td><td>Counter</td><td>0 0000</td><td>29, 180</td></t<>	0Ah ^(1,4)	PCLATH	—	_	—	Write Buffer fo	or the upper	5 bits of the	Program C	Counter	0 0000	29, 180
DDh PIR2 OSFIF CMIF LVDIF — BCLIF — CCP3IF CCP2IF 000- 0-00 27, 180 0Eh TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx	0Bh ⁽⁴⁾	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	23, 180
OEh TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx	0Ch	PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	25, 180
OFh TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register xxxx	0Dh	PIR2	OSFIF	CMIF	LVDIF		BCLIF	_	CCP3IF	CCP2IF	000- 0-00	27, 180
10h T1CON — T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON -000 0000 83, 180 11h TMR2 Timer2 Module Register 0000 0000 86, 180 12h T2CON — TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0 -000 0000 86, 180 13h SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register xxxx xxxx xxxx xxxx 101, 181 14h SSPCON WCOL SSPOV SSPEN CKP SSPM3 SSPM1 SSPM0 0000 0000 101, 181 14h SSPCON WCOL SSPOV SSPEN CKP SSPM3 SSPM1 SSPM0 0000 0000 101, 181 14h SSPCON WCOL SSPOV SSPEN CKP SSPM3 SSPM1 SSPM0 0000 0000 101, 181 15h CCP1LON — —	0Eh	TMR1L	Holding R	egister for th	e Least Sign	ificant Byte of	the 16-bit TI	MR1 Registe	ər		xxxx xxxx	83, 180
11h TMR2 Timer2 Module Register 0000 0000 86, 180 12h T2CON — TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0 -000 0000 86, 180 13h SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register xxxx xxxx xxxx xxxx 101, 18 14h SSPCON WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM0 0000 0000 101, 18 15h CCPR1L Capture/Compare/PWM Register 1 (LSB) xxxx xxxx xxxx 90, 180 16h CCP1H Capture/Compare/PWM Register 1 (MSB) xxxx xxxx xxxx 90, 180 17h CCP1CON — — CCP1X CCP1M3 CCP1M2 CCP1M0 -00 0000 88, 180 18h RCSTA SPEN RX9 SREN CREN ADDEN FER OERR RX9D 0000 0001 134, 18 19h TXREG USART Transmit Data Register USART Receive Data Register 2 (LSB) xxxx </td <td>0Fh</td> <td>TMR1H</td> <td>Holding R</td> <td>egister for th</td> <td>e Most Signi</td> <td>ficant Byte of t</td> <td>he 16-bit TN</td> <td>/IR1 Registe</td> <td>r</td> <td></td> <td>xxxx xxxx</td> <td>83, 180</td>	0Fh	TMR1H	Holding R	egister for th	e Most Signi	ficant Byte of t	he 16-bit TN	/IR1 Registe	r		xxxx xxxx	83, 180
T2CON — TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0 -000 0000 86, 180 13h SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register xxxx xxxx xxxx xxxx 101, 180 14h SSPCON WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 0000 0000 101, 180 15h CCPR1L Capture/Compare/PWM Register 1 (LSB) xxxx xxxx 90, 180 16h CCP1H Capture/Compare/PWM Register 1 (MSB) xxxx xxxx 90, 180 17h CCP1CON — — CCP1X CCP1M3 CCP1M2 CCP1M0 00 0000 88, 180 18h RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 0000 0000 134, 180 19h TXREG USART Receive Data Register 0000 0000 141, 180 0000 0000 141, 180 0000 00000 141, 180	10h	T1CON	_	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	-000 0000	83, 180
13h SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register xxxx xxxx 101, 184 14h SSPCON WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 0000 0000 101, 184 15h CCPR1L Capture/Compare/PWM Register 1 (LSB) xxxx xxxx xxxx 90, 180 16h CCPR1H Capture/Compare/PWM Register 1 (MSB) xxxx xxxx xxxx 90, 180 17h CCP1CON — — CCP1X CCP1M3 CCP1M2 CCP1M0 00 0000 88, 180 18h RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 0000 0000 134, 184 19h TXREG USART Transmit Data Register 0000 0000 141, 184 1Bh CCP2L Capture/Compare/PWM Register 2 (LSB) xxxx xxxx 92, 180 10h CCP2CON — — CCP2X CCP2M3 CCP2M2 CCP2M0 -000 0000 88, 180 10h CCP2CON <td< td=""><td>11h</td><td>TMR2</td><td>Timer2 Mo</td><td>odule Registe</td><td>er</td><td></td><td></td><td></td><td></td><td></td><td>0000 0000</td><td>86, 180</td></td<>	11h	TMR2	Timer2 Mo	odule Registe	er						0000 0000	86, 180
14h SSPCON WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 0000 0000 101, 18 15h CCPR1L Capture/Compare/PWM Register 1 (LSB) xxxx xxxx 90, 180 16h CCPR1H Capture/Compare/PWM Register 1 (MSB) xxxx xxxx xxxx 90, 180 17h CCP1CON — — CCP1X CCP1Y CCP1M3 CCP1M1 CCP1M0 00 0000 88, 180 18h RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 0000 000x 134, 184 19h TXREG USART Transmit Data Register 0000 000x 141, 184 1Ah RCREG USART Receive Data Register 2 (LSB) xxxx xxxx 92, 180 1Ch CCPR2H Capture/Compare/PWM Register 2 (MSB) xxxx xxxx xxxx 92, 180 1Dh CCP2CON — — CCP2X CCP2M3 CCP2M1 <td>12h</td> <td>T2CON</td> <td>—</td> <td>TOUTPS3</td> <td>TOUTPS2</td> <td>TOUTPS1</td> <td>TOUTPS0</td> <td>TMR2ON</td> <td>T2CKPS1</td> <td>T2CKPS0</td> <td>-000 0000</td> <td>86, 180</td>	12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	86, 180
15h CCPR1L Capture/Compare/PWM Register 1 (LSB) xxxx xxxx 90, 180 16h CCPR1H Capture/Compare/PWM Register 1 (MSB) xxxx xxxx 90, 180 17h CCP1CON — — CCP1X CCP1Y CCP1M3 CCP1M1 CCP1M0 00 0000 88, 180 18h RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 0000 000x 134, 184 19h TXREG USART Transmit Data Register 0000 0000 139, 184 1Ah RCREG USART Receive Data Register 0000 0000 141, 184 1Bh CCP2LL Capture/Compare/PWM Register 2 (LSB) xxxx xxxx 92, 180 1Ch CCP2H Capture/Compare/PWM Register 2 (MSB) xxxx xxxx 92, 180 1Dh CCP2CON — — CCP2X CCP2M3 CCP2M1 CCP2M0 -00 0000 88, 180 1Dh CCP2CON — — </td <td>13h</td> <td>SSPBUF</td> <td>Synchrono</td> <td>ous Serial Po</td> <td>ort Receive E</td> <td>Buffer/Transmit</td> <td>Register</td> <td></td> <td></td> <td></td> <td>xxxx xxxx</td> <td>101, 180</td>	13h	SSPBUF	Synchrono	ous Serial Po	ort Receive E	Buffer/Transmit	Register				xxxx xxxx	101, 180
16h CCPR1H Capture/Compare/PWM Register 1 (MSB) xxxx xxxx 90, 180 17h CCP1CON — — CCP1X CCP1Y CCP1M3 CCP1M1 CCP1M0 00 0000 88, 180 18h RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 0000 000x 134, 180 19h TXREG USART Transmit Data Register 0000 0000 139, 180 1Ah RCREG USART Receive Data Register 0000 0000 141, 180 1Bh CCP2L Capture/Compare/PWM Register 2 (LSB) xxxx xxxx 92, 180 1Ch CCP2CON — — CCP2X CCP2M3 CCP2M2 CCP2M0 00 0000 88, 180 1Dh CCP2CON — — CCP2X CCP2M3 CCP2M1 CCP2M0 -00 0000 88, 180 1Dh CCP2CON — — CCP2X CCP2M3 CCP2M2 CCP2M0 <td< td=""><td>14h</td><td>SSPCON</td><td>WCOL</td><td>SSPOV</td><td>SSPEN</td><td>CKP</td><td>SSPM3</td><td>SSPM2</td><td>SSPM1</td><td>SSPM0</td><td>0000 0000</td><td>101, 180</td></td<>	14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	101, 180
17h CCP1CON — — CCP1X CCP1Y CCP1M3 CCP1M2 CCP1M1 CCP1M0 00 0000 88, 180 18h RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 0000 000x 134, 184 19h TXREG USART Transmit Data Register 0000 0000 139, 184 1Ah RCREG USART Receive Data Register 0000 0000 141, 184 1Bh CCPR2L Capture/Compare/PWM Register 2 (LSB) xxxx xxxx 92, 180 1Ch CCP2CON — — CCP2X CCP2M3 CCP2M2 CCP2M0 00 0000 88, 180 1Dh CCP2CON — — CCP2X CCP2M3 CCP2M2 CCP2M0 00 0000 88, 180 1Eh ADRESH A/D Result Register Byte xxxx xxxx 160, 186	15h	CCPR1L	Capture/C	ompare/PW	M Register 1	(LSB)					xxxx xxxx	90, 180
18h RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 0000 0000 134, 184 19h TXREG USART Transmit Data Register 0000 0000 139, 184 1Ah RCREG USART Receive Data Register 0000 0000 141, 184 1Bh CCPR2L Capture/Compare/PWM Register 2 (LSB) xxxx xxxx 92, 180 1Ch CCPR2H Capture/Compare/PWM Register 2 (MSB) xxxx xxxx 92, 180 1Dh CCP2CON —	16h	CCPR1H	Capture/C	ompare/PW	M Register 1	(MSB)					xxxx xxxx	90, 180
19h TXREG USART Transmit Data Register 0000 0000 139, 180 1Ah RCREG USART Receive Data Register 0000 0000 141, 180 1Bh CCPR2L Capture/Compare/PWM Register 2 (LSB) xxxx xxxx 92, 180 1Ch CCPR2H Capture/Compare/PWM Register 2 (MSB) xxxx xxxx 92, 180 1Dh CCP2CON — — CCP2X CCP2M3 CCP2M2 CCP2M0 -00 0000 88, 180 1Eh ADRESH A/D Result Register Byte xxxx xxxx 160, 180	17h	CCP1CON	—		CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	88, 180
IAh RCREG USART Receive Data Register 0000 141, 180 1Bh CCPR2L Capture/Compare/PWM Register 2 (LSB) xxxx xxxx 92, 180 1Ch CCPR2H Capture/Compare/PWM Register 2 (MSB) xxxx xxxx y2, 180 1Dh CCP2CON — — CCP2X CCP2Y CCP2M3 CCP2M1 CCP2M0 -00 0000 88, 180 1Eh ADRESH A/D Result Register Byte xxxx xxxx xxxx xxxx xxxx 160, 180	18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	134, 180
1Bh CCPR2L Capture/Compare/PWM Register 2 (LSB) xxxx xxxx 92, 180 1Ch CCPR2H Capture/Compare/PWM Register 2 (MSB) xxxx xxxx 92, 180 1Dh CCP2CON — — CCP2X CCP2Y CCP2M3 CCP2M1 CCP2M0 -00 0000 88, 180 1Eh ADRESH A/D Result Register Byte xxxx xxxx 160, 180	19h	TXREG	USART Tr	ansmit Data	Register						0000 0000	139, 180
ICh CCPR2H Capture/Compare/PWM Register 2 (MSB) xxxx 92, 180 1Dh CCP2CON — — CCP2X CCP2M3 CCP2M2 CCP2M0 -00 0000 88, 180 1Eh ADRESH A/D Result Register Byte xxxx xxxx 160, 180	1Ah	RCREG	USART R	eceive Data	Register						0000 0000	141, 180
1Dh CCP2CON — — CCP2X CCP2Y CCP2M3 CCP2M2 CCP2M1 CCP2M0 00 0000 88, 180 1Eh ADRESH A/D Result Register Byte xxxx xxxx 160, 180	1Bh	CCPR2L	Capture/C	ompare/PW	M Register 2	(LSB)					xxxx xxxx	92, 180
1Eh ADRESH A/D Result Register Byte xxxx xxxx 160, 18	1Ch	CCPR2H	Capture/C	ompare/PW	M Register 2	(MSB)					xxxx xxxx	92, 180
	1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	88, 180
1Fh ADCON0 ADCS1 ADCS0 CHS2 CHS1 CHS0 GO/DONE CHS3 ADON 0000 0000 152, 180	1Eh	ADRESH	A/D Resul	t Register By	/te						xxxx xxxx	160, 180
	1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON	0000 0000	152, 180

TABLE 2-1:SPECIAL FUNCTION REGISTER SUMMARY

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).

2: Other (non Power-up) Resets include external Reset through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices (except for RE3), read as '0'.

6: This bit always reads as a '1'.

7: OSCON<OSTS> bit resets to '0' with dual-speed start-up and LP, HS or HS-PLL selected as the oscillator.

8: RE3 is an input only. The state of the TRISE3 bit has no effect and will always read '1'.

TABLE	2-1: SH		FUNCTION	JN REGI	STER SUN	IMARY		NUED)			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Bank 1											
80h ⁽⁴⁾	INDF	Addressin	g this locatio	n uses conte	ents of FSR to a	address dat	a memory (r	not a physic	al register)	0000 0000	30, 180
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	22, 180
82h ⁽⁴⁾	PCL	Program (Counter's (PO	C) Least Sig	nificant Byte					0000 0000	29, 180
83h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	21, 180
84h ⁽⁴⁾	FSR	Indirect Da	ata Memory	Address Poi	nter					xxxx xxxx	30, 180
85h	TRISA	PORTA D	ata Direction	Register						1111 1111	55, 181
86h	TRISB	PORTB D	ORTB Data Direction Register							1111 1111	64, 181
87h	TRISC	PORTC D	ata Direction	Register						1111 1111	66, 181
88h (5)	TRISD	PORTD D	ata Direction	Register						1111 1111	67, 181
89h (5)	TRISE	IBF ⁽⁵⁾	OBF ⁽⁵⁾	IBO√ ⁽⁵⁾	PSPMODE ⁽⁵⁾	(8)	PORTE Da	ata Direction	bits	0000 1111	69, 181
8Ah ^(1,4)	PCLATH	—	—	—	Write Buffer fo	or the upper	5 bits of the	Program C	Counter	0 0000	23, 180
8Bh ⁽⁴⁾	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	25, 180
8Ch	PIE1	PSPIE ⁽³⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	24, 181
8Dh	PIE2	OSFIE	CMIE	LVDIE	—	BCLIE	—	CCP3IE	CCP2IE	000- 0-00	26, 181
8Eh	PCON	_	_	_	—	_	SBOREN	POR	BOR	lqq	28, 181
8Fh	OSCCON	—	IRCF2	IRCF1	IRCF0	OSTS ⁽⁸⁾	IOFS	SCS1	SCS0	-000 1000	38, 181
90h	OSCTUNE		_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	36, 181
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	105
92h	PR2	Timer2 Pe	riod Registe	r						1111 1111	86, 181
93h	SSPADD	Synchrono	ous Serial Po	ort (I ² C mode	e) Address Reg	ister				0000 0000	101, 181
94h	SSPSTAT	SMP	CKE	D/A	Р	s	R/W	UA	BF	0000 0000	101, 181
95h	CCPR3L	Capture/C	ompare/PW	M Register 1	(LSB)					xxxx xxxx	92
96h	CCPR3H	Capture/C	ompare/PW	M Register 1	(MSB)					xxxx xxxx	92
97h	CCP3CON	—		CCP3X	CCP3Y	CCP3M3	CCP3M2	CCP3M1	CCP3M0	00 0000	92
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	145, 181
99h	SPBRG	Baud Rate	e Generator I	Register						0000 0000	145, 181
9Ah	—	Unimplem	ented							—	—
9Bh	ADCON2	—	_	ACQT2	ACQT1	ACQT0	—	—	—	00 0	154
9Ch	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	55, 161
9Dh	CVRCON	CVREN	CVROE	CVRR	—	CVR3	CVR2	CVR1	CVR0	000- 0000	55, 167
9Eh	ADRESL	A/D Resul	t Register Lo	w Byte						xxxx xxxx	180
9Fh	ADCON1	ADFM	ADCS2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000	153, 181

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).

2: Other (non Power-up) Resets include external Reset through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices (except for RE3), read as '0'.

6: This bit always reads as a '1'.

7: OSCON<OSTS> bit resets to '0' with dual-speed start-up and LP, HS or HS-PLL selected as the oscillator.

8: RE3 is an input only. The state of the TRISE3 bit has no effect and will always read '1'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Bank 2											
100h ⁽⁴⁾	INDF	Addressin	g this locatio	n uses conte	ents of FSR to	address dat	a memory (I	not a physic	al register)	0000 0000	30, 180
101h	TMR0	Timer0 Mo	odule Registe	xxxx xxxx	76, 180						
102h ⁽⁴⁾	PCL	Program (Counter (PC)	0000 0000	29, 180						
103h ⁽⁴⁾	STATUS	IRP	RP1	0001 1xxx	21, 180						
104h ⁽⁴⁾	FSR	Indirect Da	ata Memory	Address Poir	nter	-				xxxx xxxx	30, 180
105h	WDTCON		_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	187
106h	PORTB	PORTB D	ata Latch wh	en written: F	ORTB pins wi	hen read				xxxx xxxx	64, 180
107h		Unimplem	ented							_	
108h	—	Unimplem	ented							—	
109h	LVDCON			IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00 0101	176
10Ah ^(1,4)	PCLATH	—	—		Write Buffer for	or the upper	5 bits of the	Program C	Counter	0 0000	23, 180
10Bh ⁽⁴⁾	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	25, 180
10Ch	PMDATA	EEPROM	Data Regist	er Low Byte	•			•	•	xxxx xxxx	32, 181
10Dh	PMADR	EEPROM	EPROM Address Register Low Byte								32, 181
10Eh	PMDATH			EEPROM D	Data Register H	ligh Byte				xx xxxx	32, 181
10Fh	PMADRH	_	_			EEPROM	Address Re	gister High	Byte	xxxx	32, 181
Bank 3											
180h ⁽⁴⁾	INDF	Addressin	g this locatio	n uses conte	ents of FSR to	address dat	a memory (i	not a physic	al register)	0000 0000	30, 180
181h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	22, 180
182h ⁽⁴⁾	PCL	Program (Counter (PC)	Least Signif	ficant Byte					0000 0000	29, 180
183h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	21, 180
184h ⁽⁴⁾	FSR	Indirect Da	ata Memory	Address Poir	nter					xxxx xxxx	30, 180
185h		Unimplem	ented							_	
186h	TRISB	PORTB D	ata Direction	Register						1111 1111	64, 181
187h	—	Unimplem	ented	-						—	_
188h	_	Unimplem	ented								
189h	_	Unimplem	ented							_	_
18Ah ^(1,4)	PCLATH	—	—	—	Write Buffer for	or the upper	5 bits of the	Program C	Counter	0 0000	23, 180
(4)	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	25, 180
18Bh ⁽⁴⁾								_	RD	0	32, 181
18Bh ⁽⁴⁾ 18Ch	PMCON1	—	—	_	_					0	52, 101
-	PMCON1	— Reserved,	, maintain cle	ar					THE	0000 0000	
18Ch	PMCON1 — —		, maintain cle , maintain cle		_					-	

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).

2: Other (non Power-up) Resets include external Reset through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices (except for RE3), read as '0'.

6: This bit always reads as a '1'.

7: OSCON<OSTS> bit resets to '0' with dual-speed start-up and LP, HS or HS-PLL selected as the oscillator.

8: RE3 is an input only. The state of the TRISE3 bit has no effect and will always read '1'.

2.2.2.1 Status Register

The Status register contains the arithmetic status of the ALU, the Reset status and the bank select bits for data memory.

The Status register can be the destination for any instruction, as with any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable, therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the Status register as $000u \ uluu$ (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register because these instructions do not affect the Z, C or DC bits from the Status register. For other instructions not affecting any Status bits, see Section 16.0 "Instruction Set Summary".

Note 1: The <u>C and DC</u> bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
	IRP	RP1	RP0	TO	PD	Z	DC	С
	bit 7							bit 0
bit 7		ter Bank Sele		or indirect ac	ldressing)			
		, 3 (100h-1FF , 1 (00h-FFh)	,					
bit 6-5		Register Ban		lused for dire	oct addressi	na)		
DIL 0-0		3 (180h-1FFf				ng)		
		2 (100h-17Fh	,					
		1 (80h-FFh)						
		0 (00h-7Fh) is 128 bytes.						
bit 4	TO: Time-o	•						
	1 = After po	ower-up, CLR	WDT instructi	on or SLEEP	instruction			
	0 = A WDT	time-out occ	urred					
bit 3	PD: Power	-down bit						
	•	ower-up or by						
hit O	0 = By exe Z: Zero bit	cution of the	SLEEP INSTRU	CTION				
bit 2		sult of an arith	ometic or logi	ic operation is	2 7010			
		sult of an arith						
bit 1	DC: Digit C	arry/borrow b	oit (Addwf, Ai	DDLW, SUBL	W, SUBWF	instruction	s)	
		-out from the				d		
		y-out from th						
bit 0		orrow bit (ADD						
	•	out from the yout from th	•					
	Note:		•	s reversed. A			ed by addin	a the two's
	Note:			nd operand. F				
		loaded with	either the hig	h or low orde	er bit of the	source regi	ster.	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

OPTION_REG Register 2.2.2.2

The OPTION_REG register is a readable and writable register which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the external INT interrupt, TMR0 and the weak pull-ups on PORTB. Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

REGISTER 2-2: OPTION_REG REGISTER (ADDRESS 81h, 181h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
	bit 7		L	1	I			bit 0
bit 7	RBPU: PO	RTB Pull-up I	Enable bit					
		3 pull-ups are 3 pull-ups are		individual po	rt latch valu	es		
bit 6	INTEDG: I	nterrupt Edge	Select bit					
		pt on rising eo pt on falling e						
bit 5	TOCS: TM	R0 Clock Sou	rce Select b	it				
		ion on RA4/T		CLKO)				
bit 4	TOSE: TM	R0 Source Ed	lge Select bi	t				
		ent on high-to ent on low-to-						
bit 3	PSA: Pres	caler Assignm	nent bit					
		ller is assigne ller is assigne						
bit 2-0	PS2:PS0 :	Prescaler Rat	te Select bits	5				
	Bit V	alue TMR0	Rate WDT	Rate				
	00	1.2						
	00 01			=				
	01	1.0	6 1:8	3				
	10							
	10 11	1.0						
	11							
	Legend:							
	R = Reada	able bit	W = WI	ritable bit	U = Unim	plemented	bit, read as	'0'
	- n = Value	at POR	'1' = Bit	is sot	'0' = Bit is		x = Bit is u	

INTCON Register 2.2.2.3

The INTCON register is a readable and writable register which contains various enable and flag bits for the TMR0 register overflow, RB port change and external RB0/INT pin interrupts.

Note:	Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User
	software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER

R 2-3:	INTCON F	REGISTER	(ADDRES	S 0Bh, 8B	h, 10Bh, 18	8Bh)		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
	bit 7							bit 0
bit 7		al Interrupt E						
		s all unmasl es all interru	ked interrupt pts	S				
bit 6	PEIE: Perip	oheral Interr	upt Enable b	bit				
			ked peripher eral interrup	al interrupts				
bit 5	TMR0IE: T	MR0 Overflo	ow Interrupt	Enable bit				
		s the TMR0						
L:4		es the TMRC	•	- Cashla hit				
bit 4			nal Interrupt NT external i					
			NT external					
bit 3	RBIE: RB I	Port Change	Interrupt Ei	nable bit				
			rt change in					
			ort change ir	•				
bit 2			ow Interrupt	-		,		
		•	overflowed not overflow	(must be cle	ared in softw	ware)		
bit 1	INTOIF: RE	80/INT Exter	nal Interrupt	Flag bit				
				occurred (m did not occu		red in softwa	are)	
bit 0	RBIF: RB F	Port Change	Interrupt Fl	ag bit				
			vill continue g bit RBIF to	to set flag b be cleared.	it RBIF. Rea	ding PORT	3 will end the	e mismatch
				ns changed e changed s		be cleared i	n software)	
	Legend:							
	R = Reada	ble bit	VV = V	Vritable bit	U = Unir	nplemented	bit, read as	'0'

© 2003 Microchip Technology Inc.

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

2.2.2.4 PIE1 Register

The PIE1 register contains the individual enable bits for the peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

REGISTER 2-4:	PIE1 REG	ISTER (AI	DDRESS 8	Ch)								
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE				
	bit 7							bit 0				
bit 7	1 = Enables	s the PSP re	e Port Read ead/write int ead/write int	errupt	upt Enable t	bit						
		Note 1: PSPIE is reserved on 28-pin devices; always maintain this bit clear.										
bit 6		ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D converter interrupt										
		= Disables the A/D converter interrupt										
bit 5	1 = Enables	RCIE: USART Receive Interrupt Enable bit 1 = Enables the USART receive interrupt 0 = Disables the USART receive interrupt										
bit 4			t Interrupt E									
			T transmit in T transmit i	•								
bit 3	-	nchronous S s the SSP ir		terrupt Enat	ole bit							
		s the SSP i	•									
bit 2	CCP1IE: C	CP1 Interru	pt Enable bi	t								
		s the CCP1 is the CCP1	•									
bit 1	TMR2IE: TI	MR2 to PR2	2 Match Inter	rrupt Enable	bit							
			to PR2 mat to PR2 mat	ch interrupt tch interrupt								
bit 0		TMR1IE: TMR1 Overflow Interrupt Enable bit										
			overflow int overflow in	•								
	Legend:											
	R = Reada	ble bit	VV = V	Vritable bit	U = Unir	nplemented	bit, read as	'0'				

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

2.2.2.5 **PIR1** Register

The PIR1 register contains the individual flag bits for the peripheral interrupts.

Note:	Interrupt flag bits are set when an interrupt
	condition occurs regardless of the state of its
	corresponding enable bit or the global enable
	bit, GIE (INTCON<7>). User software should
	ensure the appropriate interrupt bits are clear
	prior to enabling an interrupt.

					p	shashing an in				
TER 2-5:	PIR1 REGISTER (ADDRESS 0Ch)									
	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF		
	bit 7			L	1	1		bit (
bit 7	PSPIF⁽¹⁾: P 1 = A read					leared in soft	ware)			
	0 = No read	l or write ha	s occurred		·	naintain this t				
bit 6			is completed	d (must be o	cleared in so	oftware)				
bit 5	RCIF: USA 1 = The US		Interrupt Fla buffer is fu	ag bit II						
bit 4	TXIF : USAF 1 = The US	RT Transmit ART transm	Interrupt Fla it buffer is e	ag bit mpty						
bit 3	SSPIF: Syn 1 = The SS from th SPI: A trans I2C Sla A trans I2C Ma A trans The ini The ini The ini The ini A Start A Stop	 1 = The USART transmit buffer is empty 0 = The USART transmit buffer is full SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit 1 = The SSP interrupt condition has occurred and must be cleared in software before returning from the Interrupt Service Routine. The conditions that will set this bit are: <u>SPI:</u> A transmission/reception has taken place. <u>I²C Slave:</u> A transmission/reception has taken place. <u>I²C Master:</u> A transmission/reception has taken place. The initiated Start condition was completed by the SSP module. The initiated Restart condition was completed by the SSP module. The initiated Acknowledge condition was completed by the SSP module. A start condition occurred while the SSP module was Idle (multi-master system). A Stop condition occurred while the SSP module was Idle (multi-master system). 								
bit 2	 0 = No SSP interrupt condition has occurred CCP1IF: CCP1 Interrupt Flag bit <u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred <u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred <u>PWM mode:</u> Unused in this mode. 									
bit 1	1 = TMR2 t		h occurred (must be cle	t ared in soft	ware)				
bit 0	 0 = No TMR2 to PR2 match occurred TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow 									
	Legend:									
	R = Readat	ole bit	W = W	/ritable bit	U = Unir	nplemented	bit, read as	'0'		
		at POR	(1) _ D	it is set	(0' _ Dit	is cleared	x = Bit is u			

2.2.2.6 PIE2 Register

The PIE2 register contains the individual enable bits for the CCP2 and CCP3 peripheral interrupts.

REGISTER 2-6: PIE2 REGISTER (ADDRESS 8Dh)

	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0				
	OSFIE	CMIE	LVDIE	—	BCLIE	—	CCP3IE	CCP2IE				
	bit 7							bit 0				
bit 7		scillator Fail I	nterrupt Ena	ble bit								
	1 = Enable 0 = Disable											
bit 6	CMIE: Cor	nparator Inte	errupt Enable	e bit								
	1 = Enable	ed										
	0 = Disable	ed										
bit 5	LVDIE: Lo	w-Voltage De	etect Interrup	ot Enable bit								
	1 = LVD in	terrupt is ena	abled									
	0 = LVD in	terrupt is dis	abled									
bit 4	Unimplem	nented: Read	d as '0'									
bit 3	BCLIE: Bu	is Collision Ir	nterrupt Enal	ole bit								
		1 = Enable bus collision interrupt in the SSP when configured for I^2C Master mode 0 = Disable bus collision interrupt in the SSP when configured for I^2C Master mode										
bit 2	Unimplem	nented: Read	d as '0'									
bit 1	CCP3IE: C	CP3 Interru	pt Enable bit									
	1 = Enable	es the CCP3	interrupt									
	0 = Disable	es the CCP3	interrupt									
bit 0	CCP2IE: C	CP2 Interru	pt Enable bit									
		es the CCP2										
	0 = Disable	es the CCP2	interrupt									
	Legend:											
	Legend.											

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.7 PIR2 Register

The PIR2 register contains the flag bits for the CCP2 interrupt.

Note:	Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are closer prior to
	interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-7: PIR2 REGISTER (ADDRESS 0Dh)

	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0		
	OSFIF	CMIF	LVDIF	_	BCLIF		CCP3IF	CCP2IF		
	bit 7							bit 0		
bit 7		scillator Fail I				DO (
	-	n oscillator fa n clock opera		put has char	iged to IN II	RC (must de	e cleared in	software)		
bit 6	,	nparator Inte	e	t						
		•		(must be clea	ared in softw	vare)				
		arator input h				,				
bit 5	LVDIF: Lo	w-Voltage De	etect Interrup	t Flag bit						
				low the spec en the specif			be cleared	in software)		
bit 4		ented: Read	•							
bit 3	•	is Collision Ir		bit						
	1 = A bus		occurred in t	he SSP whe	n configured	d for I ² C Ma	aster mode			
bit 2										
bit 1	Unimplemented: Read as '0' CCP3IF: CCP3 Interrupt Flag bit									
	Capture mode:									
	 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred 									
	Compare mode:									
	 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred 									
	PWM mode:									
		this mode.								
bit 0	CCP2IF: C	CP2 Interrup	ot Flag bit							
	Capture mode:									
	 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred 									
	Compare mode:									
	 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred 									
	PWM mode:									
	Unused.									
	<u> </u>							1		
	Legend:							(0)		
	R = Reada	able bit	VV = V	/ritable bit	U = Unim	nplemented	bit. read as	.0,		

R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
 n = Value at POR 	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.8 PCON Register

The Power Control (PCON) register contains flag bits to allow differentiation between a Power-on Reset (POR), a Brown-out Reset (BOR), a Watchdog Reset (WDT) and an external MCLR Reset.

Note: BOR is unknown on POR. It must be set by the user and checked on subsequent Resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is not predictable if the brown-out circuit is disabled (by clearing the BOREN bit in the Configuration Word register).

REGISTER 2-8: PCON REGISTER (ADDRESS 8Eh)

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-1
_	—	—			SBOREN	POR	BOR
bit 7							bit 0

- bit 7-3 Unimplemented: Read as '0'
- bit 2 SBOREN: Software Brown-out Reset Enable bit

If BORSEN in Configuration Word 2 is a '1' and BOREN in Configuration Word 1 is '0', then: 1 = BOR enabled

0 = BOR disabled

bit 1 POR: Power-on Reset Status bit

- 1 = No Power-on Reset occurred
 - 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 **BOR**: Brown-out Reset Status bit


- 1 = No Brown-out Reset occurred
- 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable but are indirectly writable through the PCLATH register. On any Reset, the upper bits of the PC will be cleared. Figure 2-4 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-4: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note, AN556, *"Implementing a Table Read"* (DS00556).

2.3.2 STACK

The PIC16F7X7 family has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

Note 1: There are no Status bits to indicate stack overflow or stack underflow conditions.
2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an

2.4 Program Memory Paging

interrupt address.

PIC16F7X7 devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is POPed off the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the RETURN instructions (which POPs the address from the stack).

Note:	The	contents	of	the	PCLATH	are			
	unchanged after a RETURN or RETFI								
	instruction is executed. The user must set								
	up the PCLATH for any subsequent CALLS								
	or GO	TO S.							

Example 2-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

EXAMPLE 2-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

BSF	PCLATH, 3	;Select page 1 ;(800h-FFFh)
CALL	SUB1 P1	;Call subroutine in
:		;page 1 (800h-FFFh)
:		
ORG	0x900	;page 1 (800h-FFFh)
:		;called subroutine
:		;page 1 (800h-FFFh)
:		
		;return to Call ;subroutine in page 0 ;(000h-7FFh)
	BCF BSF CALL :	BCF PCLATH, 4 BSF PCLATH, 3

2.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = 0) will read 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (Status<7>) as shown in Figure 2-5.

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

EXAMPLE 2-2: INDIRECT ADDRESSING ; initialize pointer MOVIW 0x20 MOVWF FSR ;to RAM NEXT CLRF INDF ;clear INDF register INCF FSR, F ;inc pointer BTFSS FSR, 4 ;all done? ;no clear next GOTO NEXT CONTINUE ;yes continue :




FIGURE 2-5: DIRECT/INDIRECT ADDRESSING

3.0 READING PROGRAM MEMORY

The Flash program memory is readable during normal operation over the entire VDD range. It is indirectly addressed through Special Function Registers (SFR). Up to 14-bit numbers can be stored in memory for use as calibration parameters, serial numbers, packed 7-bit ASCII, etc. Executing a program memory location containing data that forms an invalid instruction results in a NOP.

There are five SFRs used to read the program and memory. These registers are:

- PMCON1
- PMDATA
- PMDATH
- PMADR
- PMADRH

bit 7 bit 6-1 bit 0

The program memory allows word reads. Program memory access allows for checksum calculation and reading calibration tables.

When interfacing to the program memory block, the PMDATH:PMDATA registers form a two-byte word which holds the 14-bit data for reads. The PMADRH:PMADR registers form a two-byte word which holds the 13-bit address of the Flash location being accessed. These devices can have up to 8K words of program Flash, with an address range from 0h to 3FFFh. The unused upper bits in both the PMDATH and PMADRH registers are not implemented and read as '0's.

3.1 PMADR

The address registers can address up to a maximum of 8K words of program Flash.

When selecting a program address value, the MSByte of the address is written to the PMADRH register and the LSByte is written to the PMADR register. The upper MSbits of PMADRH must always be clear.

3.2 PMCON1 Register

'0' = Bit is cleared

PMCON1 is the control register for memory accesses.

The control bit, RD, initiates read operations. This bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the read operation.

REGISTER 3-1: PMCON1 REGISTER (ADDRESS 18Ch)

- n = Value at POR

R-1	U-0	U-0	U-0	U-x	U-0	U-0	R/S-0
reserved		_	_	_		—	RD
bit 7							bit (
December de l							
Reserved: F		· · ·					
Unimpleme	nted: Read	as '0'					
RD: Read C	ontrol bit						
1 = Initiates in softw		ad, RD is clea	red in har	dware. The	RD bit can o	nly be set (r	not cleared
0 = Flash re	ead complet	ted					
Legend:							

'1' = Bit is set

3.3 Reading the Flash Program Memory

A program memory location may be read by writing two bytes of the address to the PMADR and PMADRH registers and then setting control bit, RD (PMCON1<0>). Once the read control bit is set, the microcontroller will use the next two instruction cycles to read the data. The data is available in the PMDATA and PMDATH registers after the second NOP instruction. Therefore, it can be read as two bytes in the following instructions. The PMDATA and PMDATH registers will hold this value until the next read operation.

3.4 Operation During Code-Protect

Flash program memory has its own code-protect mechanism. External read and write operations by programmers are disabled if this mechanism is enabled.

The microcontroller can read and execute instructions out of the internal Flash program memory, regardless of the state of the code-protect configuration bits.

	BSF	STATUS, RP1	;
	BCF	STATUS, RP0	; Bank 2
	MOVF	ADDRH, W	;
	MOVWF	PMADRH	; MSByte of Program Address to read
	MOVF	ADDRL, W	;
	MOVWF BSF	PMADR STATUS, RP0	, ; LSByte of Program Address to read ; Bank 3 Required
Required Sequence	BSF NOP NOP	PMCON1, RD	; EEPROM Read Sequence ; memory is read in the next two cycles after BSF PMCON1,RD ;
	BCF	STATUS, RPO	; Bank 2
	MOVF	PMDATA, W	; W = LSByte of Program PMDATA
	MOVF	PMDATH, W	; W = MSByte of Program PMDATH

EXAMPLE 3-1: FLASH PROGRAM READ

TABLE 3-1:	REGISTERS ASSOCIATED WITH PROGRAM FLASH

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,	-	Valu all o Res	ther
10Dh	PMADR	Address	Address Register Low Byte					xxxx	xxxx	uuuu	uuuu		
10Fh	PMADRH	_	_		Address	Register	High Byt	e		x	xxxx	u	uuuu
10Ch	PMDATA	Data Re	Data Register Low Byte					xxxx	xxxx	uuuu	uuuu		
10Eh	PMDATH	—	—	Data Re	Data Register High Byte				xx	xxxx	uu	uuuu	
18Ch	PMCON1	(1)		_		_	_		RD	1	0	1	0

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'. Shaded cells are not used during Flash access.

Note 1: This bit always reads as a '1'.

4.0 OSCILLATOR CONFIGURATIONS

4.1 Oscillator Types

The PIC16F7X7 can be operated in eight different oscillator modes. The user can program three configuration bits (Fosc2:Fosc0) to select one of these eight modes (modes 5-8 are new PIC16 oscillator configurations):

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. RC External Resistor/Capacitor with FOSC/4 output on RA6
- 5. RCIO External Resistor/Capacitor with I/O on RA6
- 6. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 7. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 8. ECIO External Clock with I/O on RA6

4.2 Crystal Oscillator/Ceramic Resonators

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKI and OSC2/CLKO pins to establish oscillation (see Figure 4-1 and Figure 4-2). The PIC16F7X7 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 4-1: CRYSTAL OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 4-1:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR (FOR
DESIGN GUIDANCE ONLY)

Osc Type	Crystal	Typical Capacitor Values Tested:			
	Freq	C1	C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	200 kHz	56 pF	56 pF		
	1 MHz	15 pF	15 pF		
	4 MHz	15 pF	15 pF		
HS	4 MHz	15 pF	15 pF		
	8 MHz	15 pF	15 pF		
	20 MHz	15 pF	15 pF		

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
 - 2: Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.
 - 3: Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - **4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.






TABLE 4-2: CERAMIC RESONATORS (FOR DESIGN GUIDANCE ONLY)

Typical Capacitor Values Used:					
Mode	Freq	OSC1	OSC2		
XT	455 kHz	56 pF	56 pF		
	2.0 MHz	47 pF	47 pF		
	4.0 MHz	33 pF	33 pF		
HS	8.0 MHz	27 pF	27 pF		
	16.0 MHz	22 pF	22 pF		
Capacitor values are for design guidance only.					
These capacitors were tested with the resonators listed below for basic start-up and operation. These values were not optimized.					

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.


Note:	When using resonators with frequencies
	above 3.5 MHz, the use of HS mode rather
	than XT mode is recommended. HS mode
	may be used at any VDD for which the
	controller is rated. If HS is selected, it is
	possible that the gain of the oscillator will
	overdrive the resonator. Therefore, a
	series resistor should be placed between
	the OSC2 pin and the resonator. As a
	good starting point, the recommended
	value of Rs is 330Ω .

4.3 External Clock Input

The ECIO Oscillator mode requires an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the ECIO Oscillator mode, the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 4-3 shows the pin connections for the ECIO Oscillator mode.






4.4 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal manufacturing variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillator frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 4-4 shows how the R/C combination is connected.


In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.





The RCIO Oscillator mode (Figure 4-5) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

FIGURE 4-5: RCIO OSCILLATOR MODE



4.5 Internal Oscillator Block

The PIC16F7X7 devices include an internal oscillator block which generates two different clock signals; either can be used as the system's clock source. This can eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source which can be used to directly drive the system clock. It also drives the INTOSC postscaler which can provide a range of six clock frequencies, from 125 kHz to 4 MHz.

The other clock source is the internal RC oscillator (INTRC), which provides a 31.25 kHz (32 μs nominal period) output. The INTRC oscillator is enabled by selecting the INTRC as the system clock source or when any of the following are enabled:

- Power-up Timer
- Watchdog Timer
- Two-Speed Start-up
- Fail-Safe Clock Monitor

These features are discussed in greater detail in **Section 15.0 "Special Features of the CPU"**.

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (page 38).

Note:	Throughout this data sheet, when referring <i>specifically</i> to a generic clock source, the term "INTRC" may also be used to refer to the clock modes using the internal oscillator block. This is regardless of whether the actual frequency used is INTOSC (8 MHz), the INTOSC postscaler
	or INTRC (31.25 kHz).

© 2003 Microchip Technology Inc.

4.5.1 INTRC MODES

bit bit

Using the internal oscillator as the clock source can eliminate the need for up to two external oscillator pins, after which it can be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

4.5.2 OSCTUNE REGISTER

The internal oscillator's output has been calibrated at the factory but can be adjusted in the application. This is done by writing to the OSCTUNE register (Register 4-1). The tuning sensitivity is constant throughout the tuning range. The OSCTUNE register has a tuning range of $\pm 12.5\%$.

When the OSCTUNE register is modified, the INTOSC and INTRC frequencies will begin shifting to the new frequency. The INTRC clock will reach the new frequency within 8 clock cycles (approximately 8 * 32 μ s = 256 μ s); the INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred. Operation of features that depend on the 31.25 kHz INTRC clock source frequency, such as the WDT, Fail-Safe Clock Monitor and peripherals, will also be affected by the change in frequency.

REGISTER 4-1: OSCTUNE: OSCILLATOR TUNING REGISTER (ADDRESS 90h)

COOLONE.						, , , , , , , , , , , , , , , , , , ,	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit
Unimpleme	nted: Read	d as '0'					
TUN<5:0>:	Frequency	Tuning bits					
011111 = M	laximum fre	equency					
011110 =							
•							
•							
•							
000001 =			atan maaduda		4.4ka aalikuu		
000000 = C 111111 =	enter frequ	ency. Oscilla	ator module	is running a	t the calibra	ated frequend	cy.
•							
•							
•							
100000 = M	linimum fre	quency					
Legend:							
		147 14			اممئمت ممتما مت	1.4 1 4	
R = Readab	ole bit	VV = VV	ritable bit	U = Unim	ipiemented	bit, read as	0'

4.6 Clock Sources and Oscillator Switching

The PIC16F7X7 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low-frequency clock source. PIC16F7X7 devices offer three alternate clock sources. When enabled, these give additional options for switching to the various power managed operating modes.

Essentially, there are three clock sources for these devices:

- Primary oscillators
- · Secondary oscillators
- Internal oscillator block (INTRC)

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock mode and the internal oscillator block. The particular mode is defined on POR by the contents of Configuration Word 1. The details of these modes are covered earlier in this chapter.

The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power managed mode.

PIC16F7X7 devices offer the Timer1 oscillator as a secondary oscillator. This oscillator continues to run when a SLEEP instruction is executed and is often the time base for functions, such as a real-time clock.

Most often, a 32.768 kHz watch crystal is connected between the RC0/T1OSO/T1CKI and RC1/T1OSI/CCP2 pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground. The Timer1 oscillator is discussed in greater detail in **Section 7.6 "Timer1 Oscillator**".

In addition to being a primary clock source, the **internal oscillator block** is available as a power managed mode clock source. The 31.25 kHz INTRC source is also used as the clock source for several special features, such as the WDT, Fail-Safe Clock Monitor, Power-up Timer and Two-Speed Start-up.

The clock sources for the PIC16F7X7 devices are shown in Figure 4-6. See **Section 7.0 "Timer1 Module"** for further details of the Timer1 oscillator. See **Section 15.1 "Configuration Bits"** for Configuration register details.

4.6.1 OSCCON REGISTER

The OSCCON register (Register 4-2) controls several aspects of the system clock's operation, both in full power operation and in power managed modes.

The system clock select bits, SCS1:SCS0, select the clock source that is used when the device is operating in power managed modes. When the bits are cleared (SCS<1:0> = 00), the system clock source comes from

the main oscillator that is selected by the FOSC2:FOSC0 configuration bits in Configuration Register 1. When the bits are set in any other manner, the system clock source is provided by the Timer1 oscillator (SCS1:SCS0 = 01) or from the internal oscillator block (SCS1:SCS0 = 10). After a Reset, SCS<1:0> are always set to '00'.

The internal oscillator select bits, IRCF2:IRCF0, select the frequency output of the internal oscillator block that is used to drive the system clock. The choices are the INTRC source (31.25 kHz), the INTOSC source (8 MHz) or one of the six frequencies derived from the INTOSC postscaler (125 kHz to 4 MHz). Changing the configuration of these bits has an immediate change on the internal oscillator's output.

The OSTS and IOFS bits indicate the status of the primary oscillator and INTOSC source; these bits are set when their respective oscillators are stable. In particular, OSTS indicates that the Oscillator Start-up Timer has timed out.

4.6.2 CLOCK SWITCHING

Clock switching will occur for the following reasons:

- The FCMEN (CONFIG2<0>) bit is set, the device is running from the primary oscillator and the primary oscillator fails. The clock source will be 31.25 kHz INTRC.
- The FCMEN bit is set, the device is running from the T1OSC and T1OSC fails. The clock source will be 31.25 kHz INTRC.
- Following a wake-up due to a Reset or a POR, when the device is configured for Two-Speed mode, switching will occur between the INTRC and the system clock defined by the Fosc<2:0> bits.
- A wake-up from Sleep occurs due to interrupt or WDT wake-up and Two-Speed Start-up is enabled. If the primary clock is XT, HS or LP, the clock will switch between the INTRC and the primary system clock after 1024 clocks (OST) and 8 clocks of the primary oscillator. This is conditional upon the SCS bits being set equal to '00'.
- SCS bits are modified from their original value.
- IRCF bits are modified from their original value.

Note: Because the SCS bits are cleared on any Reset, no clock switching will occur on a Reset unless the Two-Speed Start-up is enabled and the primary clock is XT, HS or LP. The device will wait for the primary clock to become stable before execution begins (Two-Speed Start-up disabled).

4.6.3 CLOCK TRANSITION AND WDT

When clock switching is performed, the Watchdog Timer is disabled because the Watchdog Ripple Counter is used as the Oscillator Start-up Timer.

Once the clock transition is complete (i.e., new oscillator selection switch has occurred), the Watchdog Counter is re-enabled with the Counter Reset. This allows the user to synchronize the Watchdog Timer to the start of execution at the new clock frequency.

Note:	The OST is only used when switching to
	XT, HS and LP Oscillator modes.

REGISTER 4-2: OSCCON: OSCILLATOR CONTROL REGISTER

	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0
	_	IRCF2	IRCF1	IRCF0	OSTS ⁽¹⁾	IOFS	SCS1	SCS0
-	bit 7							bit 0

- bit 7 Unimplemented: Read as '0'
- bit 6-4 IRCF<2:0>: Internal RC Oscillator Frequency Select bits
 - 000 = 31.25 kHz 001 = 125 kHz
 - 001 = 125 kHz010 = 250 kHz
 - Oll = 500 kHz
 - 100 = 1 MHz
 - 101 = 2 MHz
 - 110 = 4 MHz
 - 111 = 8 MHz


bit 3 **OSTS:** Oscillator Start-up Time-out Status bit⁽¹⁾

1 = Device is running from the primary system clock

- 0 = Device is running from T1OSC or INTRC as a secondary system clock
 - Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the oscillator mode.
- bit 2 IOFS: INTOSC Frequency Stable bit
 - 1 = Frequency is stable
 - 0 = Frequency is not stable
- bit 1-0 SCS<1:0>: Oscillator Mode Select bits
 - 00 = Oscillator mode defined by Fosc<2:0>
 - 01 = T1OSC is used for system clock
 - 10 = Internal RC is used for system clock
 - 11 = Reserved

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown





4.6.4 MODIFYING THE IRCF BITS

The IRCF bits can be modified at any time, regardless of which clock source is currently being used as the system clock. The internal oscillator allows users to change the frequency during run-time. This is achieved by modifying the IRCF bits in the OSCCON register. The sequence of events that occur after the IRCF bits are modified is dependent upon the initial value of the IRCF bits before they are modified. If the INTRC (31.25 kHz, IRCF<2:0> = 000) is running and the IRCF bits are modified to any other value than '000', a 4 ms clock switch delay is turned on. Code execution continues at a higher than expected frequency while the new frequency stabilizes. Time sensitive code should wait for the IOFS bit in the OSCCON register to become set before continuing. This bit can be monitored to ensure that the frequency is stable before using the system clock in time critical applications.

If the IRCF bits are modified while the internal oscillator is running at any other frequency than INTRC (31.25 kHz, IRCF<2:0> \neq 000), there is no need for a 4 ms clock switch delay. The new INTOSC frequency will be stable immediately after the **eight** falling edges. The IOFS bit will remain set after clock switching occurs.

Note:	Caution must be taken when modifying the IRCF bits using BCF or BSF instructions. It is possible to modify the IRCF bits to a frequency that may be out of the VDD specification range; for example, VDD = 2.0V and
	IRCF = 111 (8 MHz).

4.6.5 CLOCK TRANSITION SEQUENCE

The following are three different sequences for switching the internal RC oscillator frequency:

- Clock before switch: 31.25 kHz (IRCF<2:0> = 000)
 - 1. IRCF bits are modified to an INTOSC/INTOSC postscaler frequency.
 - 2. The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
 - 3. The clock switching circuitry then waits for **eight** falling edges of requested clock, after which it switches CLKO to this new clock source.
 - 4. The IOFS bit is clear to indicate that the clock is unstable and a 4 ms delay is started. Time dependent code should wait for IOFS to become set.
 - 5. Switchover is complete.
- Clock before switch: One of INTOSC/INTOSC postscaler (IRCF<2:0> ≠ 000)
 - 1. IRCF bits are modified to INTRC (IRCF<2:0> = 000).
 - 2. The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
 - 3. The clock switching circuitry then waits for **eight** falling edges of requested clock, after which it switches CLKO to this new clock source.
 - 4. Oscillator switchover is complete.

- Clock before switch: One of INTOSC/INTOSC postscaler (IRCF<2:0> ≠ 000)
 - 1. IRCF bits are modified to a different INTOSC/ INTOSC postscaler frequency.
 - The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
 - 3. The clock switching circuitry then waits for **eight** falling edges of requested clock, after which it switches CLKO to this new clock source.
 - 4. The IOFS bit is set.
 - 5. Oscillator switchover is complete.
- 4.6.6 OSCILLATOR DELAY UPON POWER-UP, WAKE-UP AND CLOCK SWITCHING

Table 4-3 shows the different delays invoked for various clock switching sequences. It also shows the delays invoked for POR and wake-up.

Switch From	Switch To	Frequency	Oscillator Delay	Comments
Sleep/POR	INTRC T1OSC INTOSC/INTOSC Postscaler	31.25 kHz 32.768 kHz 125 kHz-8 MHz	5 μs-10 μs (approx.)	Following a wake-up from Sleep mode or POR, CPU start-up is
INTRC/Sleep	EC, RC	DC – 20 MHz	CPU Start-up ⁽¹⁾	invoked to allow the CPU to become ready for code execution
INTRC (31.25 kHz)	EC, RC	DC – 20 MHz		become ready for code execution.
Sleep	LP, XT, HS	32.768 kHz-20 MHz	1024 Clock Cycles (OST)	Following a change from INTRC, an OST of 1024 cycles must occur.
INTRC (31.25 kHz)	INTOSC/INTOSC Postscaler	125 kHz-8 MHz	4 ms	Refer to Section 4.6.4 "Modifying the IRCF bits" for further details.

TABLE 4-3:OSCILLATOR DELAY EXAMPLES

Note 1: The 5 μ s-10 μ s start-up delay is based on a 1 MHz system clock.


4.7 Power Managed Modes


4.7.1 RC_RUN MODE

When SCS bits are configured to run from the INTRC, a clock transition is generated if the system clock is not already using the INTRC. The event will clear the OSTS bit and switch the system clock from the primary system clock (if SCS<1:0> = 00) determined by the value contained in the configuration bits, or from the T1OSC (if SCS<1:0> = 01) to the INTRC clock option, and shut down the primary system clock to conserve power. Clock switching will not occur if the primary system clock is already configured as INTRC.

If the system clock does not come from the INTRC (31.25 kHz) when the SCS bits are changed and the IRCF bits in the OSCCON register are configured for a frequency other than INTRC, the frequency may not be stable immediately. The IOFS bit (OSCCON<2> will be set when the INTOSC or postscaler frequency is stable, after approximately 4 ms.

After a clock switch has been executed, the OSTS bit is cleared, indicating a low-power mode and the device does not run from the primary system clock. The internal Q clocks are held in the Q1 state until eight falling edge clocks are counted on the INTRC oscillator. After the eight clock periods have transpired, the clock input to the Q clocks is released and operation resumes (see Figure 4-7).





4.7.2 SEC_RUN MODE

The core and peripherals can be configured to be clocked by T1OSC using a 32.768 kHz crystal. The crystal must be connected to the T1OSO and T1OSI pins. This is the same configuration as the low-power timer circuit (see **Section 7.6 "Timer1 Oscillator"**). When SCS bits are configured to run from T1OSC, a clock transition is generated. It will clear the OSTS bit, switch the system clock from either the primary system clock or INTRC, depending on the value of SCS<1:0> and FOSC<2:0>, to the external low-power Timer1 oscillator input (T1OSC) and shut down the primary system clock to conserve power.

After a clock switch has been executed, the internal Q clocks are held in the Q1 state until eight falling edge clocks are counted on the T1OSC. After the eight clock periods have transpired, the clock input to the Q clocks is released and operation resumes (see Figure 4-8). In addition, T1RUN (in T1CON) is set to indicate that T1OSC is being used as the system clock.

Note 1: The T1OSCEN bit must be enabled and it is the user's responsibility to ensure T1OSC is stable before clock switching to the T1OSC input clock can occur.

2: When T1OSCEN = 0, the following possible effects result.

possible el	10013 103011.	
Original SCS<1:0>	Modified SCS<1:0>	Final SCS<1:0>
00	01	00 – no change
00	11	10 – INTRC
10	11	10 - no change
10	01	00 – OSC defined by Fosc<2:0>

A clock switching event will occur if the final state of the SCS bits is different from the original.




FIGURE 4-8: TIMING DIAGRAM FOR SWITCHING TO SEC_RUN MODE

4.7.3 SEC_RUN/RC_RUN TO PRIMARY CLOCK SOURCE

When switching from a SEC_RUN or RC_RUN mode back to the primary system clock, following a change of SCS<1:0> to '00', the sequence of events that take place will depend upon the value of the Fosc bits in the Configuration register. If the primary clock source is configured as a crystal (HS, XT or LP), then the transition will take place after 1024 clock cycles. This is necessary because the crystal oscillator has been powered down until the time of the transition. In order to provide the system with a reliable clock when the changeover has occurred, the clock will not be released to the changeover circuit until the 1024 counts have expired.

During the oscillator start-up time, the system clock comes from the current system clock. Instruction execution and/or peripheral operation continues using the currently selected oscillator as the CPU clock source until the necessary clock count has expired to ensure that the primary system clock is stable.

To know when the OST has expired, the OSTS bit should be monitored. OSTS = 1 indicates that the Oscillator Start-up Timer has timed out and the system clock comes from the primary clock source.

Following the oscillator start-up time, the internal Q clocks are held in the Q1 state until eight falling edge clocks are counted from the primary system clock. The clock input to the Q clocks is then released and operation resumes with the primary system clock determined by the Fosc bits (see Figure 4-10).

When in SEC_RUN mode, the act of clearing the T1OSCEN bit in the T1CON register will cause SCS<0> to be cleared, which causes the SCS<1:0> bits to revert to '00' or '10' depending on what SCS<1> is. Although the T1OSCEN bit was cleared, T1OSC will be enabled and instruction execution will continue until the OST time-out for the main system clock is complete. At that time, the system clock will switch from the T1OSC to the primary clock or the INTRC. Following this, the T1 oscillator will be shut down.

Note: If the primary system clock is either RC or EC, an internal delay timer (5-10 μs) will suspend operation after exiting Secondary Clock mode to allow the CPU to become ready for code execution.


4.7.3.1 Returning to Primary Clock Source Sequence

Changing back to the primary oscillator from SEC_RUN or RC_RUN can be accomplished by either changing SCS<1:0> to '00' or clearing the T1OSCEN bit in the T1CON register (if T1OSC was the secondary clock).

The sequence of events that follows is the same for both modes:

- If the primary system clock is configured as EC, RC or INTRC, then the OST time-out is skipped. Skip to step 3.
- 2. If the primary system clock is configured as an external oscillator (HS, XT, LP), then the OST will be active, waiting for 1024 clocks of the primary system clock.
- 3. On the following Q1, the device holds the system clock in Q1.
- 4. The device stays in Q1 while eight falling edges of the primary system clock are counted.
- 5. Once the eight counts transpire, the device begins to run from the primary oscillator.
- 6. If the secondary clock was INTRC and the primary is not INTRC, the INTRC will be shut down to save current, providing that the INTRC is not being used for any other function, such as WDT or Fail-Safe Clock Monitoring.
- If the secondary clock was T1OSC, the T1OSC will continue to run if T1OSCEN is still set; otherwise, the T1 oscillator will be shut down.





4.7.3.2 Returning to Primary Oscillator with a Reset

A Reset will clear SCS<1:0> back to '00'. The sequence for starting the primary oscillator following a Reset is the same for all forms of Reset, including POR. There is no transition sequence from the alternate system clock to the primary system clock on a Reset condition. Instead, the device will reset the state of the OSCCON register and default to the primary system clock. The sequence of events that take place after this will depend upon the value of the Fosc bits in the Configuration register. If the external oscillator is configured as a crystal (HS, XT or LP), the CPU will be held in the Q1 state until 1024 clock cycles have transpired on the primary clock. This is necessary because the crystal oscillator had been powered down until the time of the transition.


During the oscillator start-up time, instruction execution and/or peripheral operation is suspended.

Note:	If Two-Speed Clock Start-up mode is					
	enabled, the INTRC will act as the system					
	clock until the OST timer has timed out.					

If the primary system clock is either RC, EC or INTRC, the CPU will begin operating on the first Q1 cycle following the wake-up event. This means that there is no oscillator start-up time required because the primary clock is already stable; however, there is a delay between the wake-up event and the following Q2. An internal delay timer of 5-10 μ s will suspend operation after the Reset to allow the CPU to become ready for code execution. The CPU and peripheral clock will be held in the first Q1.

The sequence of events is as follows:

- 1. A device Reset is asserted from one of many sources (WDT, BOR, MCLR, etc.).
- 2. The device resets and the CPU start-up timer is enabled if in Sleep mode. The device is held in Reset until the CPU start-up time-out is complete.
- 3. If the primary system clock is configured as an external oscillator (HS, XT, LP), then the OST will be active waiting for 1024 clocks of the primary system clock. While waiting for the OST, the device will be held in Reset. The OST and CPU start-up timers run in parallel.
- 4. After both the CPU start-up and OST timers have timed out, the device will wait for one additional clock cycle and instruction execution will begin.



© 2003 Microchip Technology Inc.

FIGURE 4-11: TIMING LP CLOCK TO PRIMARY SYSTEM CLOCK AFTER RESET (EC, RC, INTRC)




TABLE 4-4:	CLOCK SWITCHING MODES						
Current System Clock	SCS bits <1:0> Modified to:	Delay	OSTS bit	IOFS bit	T1RUN bit	New System Clock	Comments
LP, XT, HS, T1OSC, EC, RC	10 (INTRC) Fosc<2:0> = LP, XT or HS	8 Clocks of INTRC	0	1(1)	0	INTRC or INTOSC or INTOSC Postscaler	The internal RC oscillator frequency is dependant upon the IRCF bits.
LP, XT, HS, INTRC, EC, RC	01 (T1OSC) Fosc<2:0> = LP, XT or HS	8 Clocks of T1OSC	0	N/A	1	T1OSC	T1OSCEN bit must be enabled.
INTRC T1OSC	00 Fosc<2:0> = EC or Fosc<2:0> = RC	8 Clocks of EC or RC	1	N/A	0	EC or RC	
INTRC T1OSC	00 Fosc<2:0> = LP, XT, HS	1024 Clocks (OST) + 8 Clocks of LP, XT, HS	1	N/A	0	LP, XT, HS	During the 1024 clocks, program execution is clocked from the secondary oscillator until the primary oscillator becomes stable.
LP, XT, HS	00 (Due to Reset) LP, XT, HS	1024 Clocks (OST)	1	N/A	0	LP, XT, HS	When a Reset occurs, there is no clock transition sequence. Instruction execution and/or peripheral operation is suspended unless Two-Speed Start-up mode is enabled, after which the INTRC will act as the system clock until the OST timer has expired.

TABLE 4-4: CLOCK SWITCHING MODES

Note 1: If the new clock source is INTOSC or INTOSC postscaler, then the IOFS bit will be set 4 ms after the clock change.

4.7.4 EXITING SLEEP WITH AN INTERRUPT

Any interrupt, such as WDT or INTO, will cause the part to leave the Sleep mode.

The SCS bits are unaffected by a SLEEP command and are the same before and after entering and leaving Sleep. The clock source used after an exit from Sleep is determined by the SCS bits.

4.7.4.1 Sequence of Events

If SCS<1:0> = 00:

- 1. The device is held in Sleep until the CPU start-up time-out is complete.
- 2. If the primary system clock is configured as an external oscillator (HS, XT, LP), then the OST will be active waiting for 1024 clocks of the primary system clock. While waiting for the OST, the device will be held in Sleep unless Two-Speed Start-up is enabled. The OST and CPU start-up timers run in parallel. Refer to Section 15.17.3 "Two-Speed Clock Start-up Mode" for details on Two-Speed Start-up.
- 3. After both the CPU start-up and OST timers have timed out, the device will exit Sleep and begin instruction execution with the primary clock defined by the Fosc bits.

If SCS<1:0> = 01 or 10:

- The device is held in Sleep until the CPU start-up 1. time-out is complete.
- 2. After the CPU start-up timer has timed out, the device will exit Sleep and begin instruction execution with the selected oscillator mode.
 - Note: If a user changes SCS<1:0> just before entering Sleep mode, the system clock used when exiting Sleep mode could be different than the system clock used when entering Sleep mode.

As an example, if SCS<1:0> = 01, T1OSC is the system clock and the following instructions are executed:

BCF OSCCON, SCSO

SLEEP

then a clock change event is executed. If the primary oscillator is XT, LP or HS, the core will continue to run off T1OSC and execute the SLEEP command.

When Sleep is exited, the part will resume operation with the primary oscillator after the OST has expired.

5.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PICmicro[®] Mid-Range MCU Family Reference Manual, (DS33023).

5.1 PORTA and the TRISA Register

PORTA is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The RA4 pin is multiplexed with the Timer0 module clock input and one of the comparator outputs to become the RA4/T0CKI/C1OUT pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in Configuration Register 1H (see **Section 15.1 "Configuration Bits**" for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs and the comparator voltage reference output. The operation of pins RA3:RA0 and RA5 as A/D converter inputs is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register 1). Pins RA0 through RA5 may also be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register.


Note: On a Power-on Reset, RA5 and RA3:RA0 are configured as analog inputs and read as '0'. RA4 is configured as a digital input.


The RA4/T0CKI/C1OUT pin is a Schmitt Trigger input and an open-drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.


The TRISA register controls the direction of the RA pins even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

BCF	STATUS,		;
BCF	STATUS,	RP1	; Bank0
CLRF	PORTA		; Initialize PORTA by
			; clearing output
			; data latches
BSF	STATUS,	RP0	; Select Bank 1
MOVLW	0x0F		; Configure all pins
MOVWF	ADCON1		; as digital inputs
MOVLW	0xCF		; Value used to
			; initialize data
			; direction
MOVWF	TRISA		; Set RA<3:0> as inputs
			; RA<5:4> as outputs
			; TRISA<7:6>are always
			; read as '0'.


FIGURE 5-1: BLOCK DIAGRAM OF RA0/AN0:RA1/AN1 PINS































Name	Bit#	Buffer	Function
RA0/AN0	bit 0	TTL	Input/output or analog input.
RA1/AN1	bit 1	TTL	Input/output or analog input.
RA2/AN2/VREF-/CVREF	bit 2	TTL	Input/output or analog input or VREF
RA3/AN3/VREF+	bit 3	TTL	Input/output or analog input or VREF+.
RA4/T0CKI/C1OUT	bit 4	ST	Input/output or external clock input for Timer0. Output is open-drain type.
RA5/AN4/LVDIN/SS/C2OUT	bit 5	TTL	Input/output or slave select input for synchronous serial port or analog input.
OSC2/CLKO/RA6	bit 6	ST	Input/output, connects to crystal or resonator, oscillator output or 1/4 the frequency of OSC1 and denotes the instruction cycle in RC mode.
OSC1/CLKI/RA7	bit 7	ST/CMOS ⁽¹⁾	Input/output, connects to crystal or resonator or oscillator input.

TABLE 5-1:PORTA FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xx0x 0000	uu0u 0000
85h	TRISA	PORTA D	Data Direct	tion Regis	ter					1111 1111	1111 1111
9Fh	ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
9Ch	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	0000 0111
9Dh	CVRCON	CVREN	CVROE	CVRR	-	CVR3	CVR2	CVR1	CVR0	000- 0000	000- 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note: When using the SSP module in SPI Slave mode and \overline{SS} enabled, the A/D converter must be set to one of the following modes, where PCFG2:PCFG0 = 100, 101, 11x.

5.2 PORTB and the TRISB Register

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

PORTB pins are multiplexed with analog inputs. The operation of each pin is selected by clearing/setting the appropriate control bits in the ADCON1 register.

On a Power-on Reset, these pins are
configured as analog inputs and read as

Four of the PORTB pins (RB7:RB4) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB port change interrupt with flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared. The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

This interrupt on mismatch feature, together with software configureable pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key depression. Refer to the Application Note *AN552*, "*Implementing Wake-up on Key Stroke*" (DS00552).

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION_REG<6>). RB0/INT is discussed in detail in **Section 15.15.1 "INT Interrupt"**.

PORTB is multiplexed with several peripheral functions (see Table 5-3). PORTB pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTB pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISB as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.




FIGURE 5-8: BLOCK DIAGRAM OF RB0/INT/AN12 PIN







FIGURE 5-10: BLOCK DIAGRAM OF RB2/AN8 PIN








FIGURE 5-11: BLOCK DIAGRAM OF RB3/CCP2/AN9 PIN



















Name	Bit#	Buffer	Function	
RB0/INT/AN12	bit 0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up or analog input.	
RB1/AN10	bit 1	TTL	Input/output pin. Internal software programmable weak pull-up or analog input.	
RB2/AN8	Input/output pin. Internal software programmable weak pull-up or analog input.			
RB3/CCP2/AN9	Input/output pin or Capture 2 input/Compare 2 output/PWM 2 output. Internal software programmable weak pull-up or analog input.			
RB4/AN11	bit 4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up or analog input.	
RB5/AN13/CCP3	bit 5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up or analog input or Capture 2 input/ Compare 2 output/PWM 2 output.	
RB6/PGC	B6/PGC bit 6 TTL/ST ⁽²⁾ Input/output pin (with interrupt-on-change). Internal programmable weak pull-up. Serial programming c			
RB7/PGD	bit 7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.	

TABLE 5-3:PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BO	all other
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xx00 000	0 uu00 000
86h, 186h	TRISB	PORTB	Data Direct	ion Regist	er					1111 111	1 1111 111
81h, 181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 111	1 1111 111
9Fh	ADCON1	ADFM	ADCS2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 000	0 0000 000

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.


5.3 PORTC and the TRISC Register

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

PORTC is multiplexed with several peripheral functions (Table 5-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings and to **Section 16.1 "Read-Modify-Write Operations"** for additional information on read-modify-write operations.


FIGURE 5-16: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<2:0>, RC<7:5> PINS



3: Peripheral OE (Output Enable) is only activated if Peripheral Select is active.

FIGURE 5-17:

PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<4:3> PINS



Name	Bit#	Buffer Type	Function					
RC0/T1OSO/T1CKI	bit 0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.					
RC1/T1OSI/CCP2	bit 1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/ Compare2 output/PWM2 output.					
RC2/CCP1	bit 2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output.					
RC3/SCK/SCL	bit 3	ST	RC3 can also be the synchronous serial clock for both SPI and I^2C modes.					
RC4/SDI/SDA	bit 4	ST	RC4 can also be the SPI data in (SPI mode) or data I/O (I ² C mode).					
RC5/SDO	bit 5	ST	Input/output port pin or Synchronous Serial Port data output.					
RC6/TX/CK	bit 6	ST	Input/output port pin or USART asynchronous transmit or synchronous clock.					
RC7/RX/DT	bit 7	ST	Input/output port pin or USART asynchronous receive or synchronous data.					

TABLE 5-5: PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

TABLE 5-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
07h	PORTC	RC7	RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0							xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC	ORTC Data Direction Register							1111 1111	1111 1111

Legend: x = unknown, u = unchanged


5.4 PORTD and TRISD Registers

This section is not applicable to the PIC16F737 or PIC16F767.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configureable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit, PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

FIGURE 5-18: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)



Name	Bit#	Buffer Type	Function
RD0/PSP0	bit 0	ST/TTL ⁽¹⁾	Input/output port pin or Parallel Slave Port bit 0.
RD1/PSP1	bit 1	ST/TTL ⁽¹⁾	Input/output port pin or Parallel Slave Port bit 1.
RD2/PSP2	bit 2	ST/TTL ⁽¹⁾	Input/output port pin or Parallel Slave Port bit 2.
RD3/PSP3	bit 3	ST/TTL ⁽¹⁾	Input/output port pin or Parallel Slave Port bit 3.
RD4/PSP4	bit 4	ST/TTL ⁽¹⁾	Input/output port pin or Parallel Slave Port bit 4.
RD5/PSP5	bit 5	ST/TTL ⁽¹⁾	Input/output port pin or Parallel Slave Port bit 5.
RD6/PSP6	bit 6	ST/TTL ⁽¹⁾	Input/output port pin or Parallel Slave Port bit 6.
RD7/PSP7	bit 7	ST/TTL ⁽¹⁾	Input/output port pin or Parallel Slave Port bit 7.

TABLE 5-7: PORTD FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 5-8:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTD
------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	PORTE	PORTD Data Direction Register								1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_(1)	PORTE Da	ata Directio	0000 1111	0000 1111	

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTD.

Note 1: RE3 is an input only. The state of the TRISE3 bit has no effect and will always read '1'.

5.5 PORTE and TRISE Register

This section is not applicable to the PIC16F737 or PIC16F767.

PORTE has four pins, RE0/RD/AN5, RE1/WR/AN6, RE2/CS/AN7 and MCLR/VPP/RE3, which are individually configureable as inputs or outputs. These pins have Schmitt Trigger input buffers. RE3 is only available as an input if MCLRE is '0' in Configuration Word 1.

I/O PORTE becomes control inputs for the microprocessor port when bit, PSPMODE (TRISE<4>), is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs). Ensure ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.


Register 5-1 shows the TRISE register, which also controls the Parallel Slave Port operation.

PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

FIGURE 5-19: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



TADLE 3-9.	FOR	TE FUNCI							
Name	Bit#	Buffer Type	Function						
RE0/RD/AN5	bit 0	ST/TTL ⁽¹⁾	Input/output port pin or read control input in Parallel Slave Port mode or analog input. For RD (PSP mode): 1 = Idle 0 = Read operation. Contents of PORTD register output to PORTD I/O pins (if chip selected).						
RE1/WR/AN6	bit 1	ST/TTL ⁽¹⁾	Input/output port pin or write control input in Parallel Slave Port mode or analog input. For WR (PSP mode): 1 = Idle 0 = Write operation. Value of PORTD I/O pins latched into PORTD register (if chip selected).						
RE2/CS/AN7	bit 2	ST/TTL ⁽¹⁾	Input/output port pin or chip select control input in Parallel Slave Port mode or analog input. For CS (PSP mode): 1 = Device is not selected 0 = Device is selected						
MCLR/Vpp/RE3	bit 3	ST	Input, Master Clear (Reset) or programming input voltage.						

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 5-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
09h	PORTE	_	—	_		RE3	RE2	RE1	RE0	x000	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_(1)	PORTE Data Direction bits			0000 1111	0000 1111
9Fh	ADCON1	ADFM	ADCS2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTE.

Note 1: RE3 is an input only. The state of the TRISE3 bit has no effect and will always read '1'.

TABLE 5-9: PORTE FUNCTIONS

REGISTER 5-1:	TRISE RE	GISTER (A	DDRESS 8	39h)				
	R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
	IBF	OBF	IBOV	PSPMODE	(1)	TRISE2	TRISE1	TRISE0
	bit 7							bit 0
bit 7	Parallel Slave Port Status/Control bits:							
	IBF: Input Buffer Full Status bit1 = A word has been received and is waiting to be read by the CPU							
	1 = A word has been received and is waiting to be read by the CPO 0 = No word has been received							
bit 6	OBF: Output Buffer Full Status bit							
	 1 = The output buffer still holds a previously written word 0 = The output buffer has been read 							
bit 5	IBOV : Input Buffer Overflow Detect bit (in Microprocessor mode)							
	softwa			usly input word	has not be	en read (m	ust be clea	red in
bit 4	PSPMODE: Parallel Slave Port Mode Select bit							
	1 = Parallel Slave Port mode 0 = General Purpose I/O mode							
bit 3	Unimplemented: Read as '1' ⁽¹⁾							
	Note 1:	RE3 is an in	out only. The	state of the TR	SE3 bit has	no effect a	nd will alwa	ys read '1'.
bit 2		ta Direction		n RE2/ <u>CS</u> /AN7				
	1 = Input		•					
	0 = Output							
bit 1	TRISE1: Direction Control bit for pin RE1/WR/AN6							
	1 = Input							
bit 0	TRISE0: Direction Control bit for pin RE0/RD/AN5							
	1 = Input 0 = Output							
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unimpl	emented bi	it, read as '	0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

5.6 Parallel Slave Port

The Parallel Slave Port (PSP) is not implemented on the PIC16F737 or PIC16F767.

PORTD operates as an 8-bit wide Parallel Slave Port or microprocessor port when control bit, PSPMODE (TRISE<4>), is set. In Slave mode, it is asynchronously readable and writable by an external system using the read control input pin RE0/RD/AN5, the write control input pin RE1/WR/AN6 and the chip select control input pin RE2/CS/AN7.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD/AN5 to be the RD input, RE1/WR/AN6 to be the WR input and RE2/CS/AN7 to be the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (i.e., set). The A/D port configuration bits, PCFG3:PCFG0 (ADCON1<3:0>), must be set to configure pins RE2:RE0 as digital I/O.

There are actually two 8-bit latches, one for data output (external reads) and one for data input (external writes). The firmware writes 8-bit data to the PORTD output data latch and reads data from the PORTD input data latch (note that they have the same address). In this mode, the TRISD register is ignored since the external device is controlling the direction of data flow.

An external write to the PSP occurs when the \overline{CS} and \overline{WR} lines are both detected low. Firmware can read the actual data on the PORTD pins during this time. When either the \overline{CS} or \overline{WR} lines become high (level triggered), the data on the PORTD pins is latched and the Input Buffer Full (IBF) status flag bit (TRISE<7>) and interrupt flag bit, PSPIF (PIR1<7>), are set on the Q4 clock cycle following the next Q2 cycle to signal the write is complete (Figure 5-21). Firmware clears the IBF flag by reading the latched PORTD data and clears the PSPIF bit.

The Input Buffer Overflow (IBOV) status flag bit (TRISE<5>) is set if an external write to the PSP occurs while the IBF flag is set from a previous external write. The previous PORTD data is overwritten with the new data. IBOV is cleared by reading PORTD and clearing IBOV.


A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are detected low. The data in the PORTD output latch is output to the PORTD pins. The Output Buffer Full (OBF) status flag bit (TRISE<6>) is cleared immediately (Figure 5-22), indicating that the PORTD latch is being read or has been read by the external bus. If firmware writes new data to the output latch during this time, it is immediately output to the PORTD pins but OBF will remain cleared.

When either the \overline{CS} or \overline{RD} pins are detected high, the PORTD outputs are disabled and the interrupt flag bit PSPIF is set on the Q4 clock cycle following the next Q2 cycle, indicating that the read is complete. OBF remains low until firmware writes new data to PORTD.

When not in PSP mode, the IBF and OBF bits are held clear. Flag bit IBOV remains unchanged. The PSPIF bit must be cleared by the user in firmware; the interrupt can be disabled by clearing the interrupt enable bit, PSPIE (PIE1<7>).

FIGURE 5-20: PORTD AND PORTE BLOCK DIAGRAM

BLOCK DIAGRAM (PARALLEL SLAVE PORT)






FIGURE 5-22: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 5-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
08h	PORTD	Port Data	Latch wh	en writte	n: Port pins v	vhen reac				xxxx xxxx	uuuu uuuu
09h	PORTE	_		_	_	RE3	RE2	RE1	RE0	x000	x000
89h	TRISE	IBF	OBF	IBOV	PSPMODE	(2)	PORTE D	Data Direct	ion bits	0000 1111	0000 1111
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Fh	ADCON1	ADFM	ADCS2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F737/767; always maintain these bits clear.

2: RE3 is an input only. The state of the TRISE3 bit has no effect and will always read '1'.

PIC16F7X7

NOTES:

6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Additional information on the Timer0 module is available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

Figure 6-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

6.1 Timer0 Operation

Timer0 operation is controlled through the OPTION_REG register (see Register 2-2). Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit, TOCS (OPTION_REG<5>). In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI/C1OUT. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.3 "Using Timer0 With an External Clock".

The prescaler is mutually, exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. **Section 6.4** "**Prescaler**" details the operation of the prescaler.

6.2 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep since the timer is shut-off during Sleep.





© 2003 Microchip Technology Inc.

6.3 Using Timer0 With an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

6.4 Prescaler

There is only one prescaler available, which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that the prescaler cannot be used by the Watchdog Timer and vice versa. This prescaler is not readable or writable (see Figure 6-1). Note: Although the prescaler can be assigned to either the WDT or Timer0, but not both, a new divide counter is implemented in the WDT circuit to give multiple WDT time-out selections. This allows TMR0 and WDT to each have their own scaler. Refer to Section 15.17 "Watchdog Timer (WDT)" for further details.

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count but will not change the prescaler
	assignment.

STER 6-1:	OPTION_	REG REGIS	STER										
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
	RBPU	INTEDG	TOCS	T0SE	PSA ⁽¹⁾	PS2	PS1	PS0					
	bit 7							bit 0					
bit 7	RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled												
h:+ 0	 0 = PORTB pull-ups are enabled INTEDG: Interrupt Edge Select bit 												
bit 6	1 = Interru	pt on rising e	dge of RB0/	•									
bit 5	1 = Transit	R0 Clock Sou tion on T0CK al instruction o	l pin										
bit 4	1 = Increm	R0 Source Ed nent on high-t nent on low-to	o-low transit	ion on T0CK									
bit 3	1 = Presca	caler Assignr aler is assigne aler is assigne	ed to the WE										
	Note 1: To avoid an unintended device Reset, the instruction sequence shown in the PICmicro [®] Mid-Range MCU Family Reference Manual (DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.												
bit 2-0	PS<2:0>:	Prescaler Ra	te Select bits	S									
	Bit Value	TMR0 Rate	WDT Rate										
	000 001 010 011 100 101 110 111	1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256	1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

EXAMPLE 6-1: CHANGING THE PRESCALER ASSIGNMENT FROM WDT TO TIMER0

CLRWDT		;	Clear WDT and prescaler	
BANKSEL	OPTION	;	Select Bank of OPTION	
MOVLW	b'xxxx0xxx'	;	Select TMR0, new prescale	
MOVWF	OPTION	;	value and clock source	

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
01h,101h	TMR0	Timer0 Mo	dule Registe	er						xxxx xxxx	uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
81h,181h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

7.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L), which are readable and writable. The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit, TMR1IE (PIE1<0>).

The Timer1 oscillator can be used as a secondary clock source in low-power modes. When the T1RUN bit is set along with SCS<1:0> = 01, the Timer1 oscillator is providing the system clock. If the Fail-Safe Clock Monitor is enabled and the Timer1 oscillator fails while providing the system clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

7.1 Timer1 Operation

Timer1 can operate in one of three modes:

- as a Timer
- as a Synchronous Counter
- as an Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit, TMR1ON (T1CON<0>).

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP1 module as the special event trigger (see **Section 9.4** "**Capture Mode**"). Register 7-1 shows the Timer1 Control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC0/T1OSO/T1CKI and RC1/T1OSI/CCP2 pins become inputs. That is, the TRISB<7:6> value is ignored and these pins read as '0'.

Additional information on timer modules is available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

PIC16F7X7

REGISTER 7-1:	T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)								
	U-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	
	bit 7							bit 0	
bit 7	•	nented: Rea							
bit 6		-	m Clock Sta						
				Timer1 oscilla another sourc					
bit 5-4	T1CKPS<	1:0>: Timer	1 Input Cloc	k Prescale Se	elect bits				
	10 = 1:4 p	rescale valu rescale valu rescale valu	ie						
		rescale valu							
bit 3	T1OSCEN	I: Timer1 Os	scillator Enat	ole Control bi	t				
	1 = Oscilla	ator is enabl	ed						
	0 = Oscilla	ator is shut-o	off (the oscilla	ator inverter i	s turned off to	o eliminate	power drain)	
bit 2	T1SYNC:	Timer1 Exte	ernal Clock Ir	nput Synchro	nization Cont	rol bit			
	TMR1CS =			I. (
			e external cl nal clock inp						
	TMR1CS :								
			ner1 uses the	e internal clo	ck when TMR	1CS = 0.			
bit 1	TMR1CS:	Timer1 Clo	ck Source So	elect bit					
	 1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge) 0 = Internal clock (FOSC/4) 								
bit 0	TMR1ON:	Timer1 On	bit						
	1 = Enabl 0 = Stops								
	Locondi								
	Legend:	ahla hit	14/	\//witchlchit	11 11-1-1		h:4	(O)	
	R = Read	adie dit	vv =	Writable bit	U = Unim	piemented	bit, read as	U	

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

x = Bit is unknown

7.2 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit, T1SYNC (T1CON<2>), has no effect since the internal clock is always in sync.

7.3 Timer1 Counter Operation

Timer1 may operate in Asynchronous or Synchronous mode depending on the setting of the TMR1CS bit.


When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

7.4 Timer1 Operation in Synchronized Counter Mode


Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RC1/T1OSI/CCP2, when bit T1OSCEN is set, or on pin RC0/T1OSO/T1CKI, when bit T1OSCEN is cleared.

If $\overline{\text{T1SYNC}}$ is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration during Sleep mode, Timer1 will not increment, even if the external clock is present since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.







© 2003 Microchip Technology Inc.

7.5 Timer1 Operation in Asynchronous Counter Mode

If control bit, T1SYNC (T1CON<2>), is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow that will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 7.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

In Asynchronous Counter mode, Timer1 cannot be used as a time base for capture or compare operations.

7.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the Timer registers while the register is incrementing. This may produce an unpredictable value in the Timer register.

Reading the 16-bit value requires some care. The example codes provided in Example 7-1 and Example 7-2 demonstrate how to write to and read Timer1 while it is running in Asynchronous mode.

EXAMPLE 7-1: WRITING A 16-BIT FREE RUNNING TIMER

; All in	nterrupts are o	disabled	
CLRF	TMR1L	; Clear Low byte, Ensures no rollover into TMR1H	
MOVLW	HI_BYTE	; Value to load into TMR1H	
MOVWF	TMR1H, F	; Write High byte	
MOVLW	LO_BYTE	; Value to load into TMR1L	
MOVWF	TMR1H, F	; Write Low byte	
; Re-ena	able the Inter	rupt (if required)	
CONTINU	3	; Continue with your code	

EXAMPLE 7-2: READING A 16-BIT FREE RUNNING TIMER

-					
	; All int	errupts	are dis	abl	ed
	MOVF	TMR1H,	W	;	Read high byte
	MOVWF	TMPH			
	MOVF	TMR1L,	W	;	Read low byte
	MOVWF	TMPL			
	MOVF	TMR1H,	W	;	Read high byte
	SUBWF	TMPH,	W	;	Sub 1st read with 2nd read
	BTFSC	STATUS,	Z	;	Is result = 0
	GOTO	CONTINU	Έ	;	Good 16-bit read
	; TMR1L m	ay have	rolled	ove	r between the read of the high and low bytes.
	; Reading	the hig	gh and l	ЭW	bytes now will read a good value.
	MOVF	TMR1H,	W	;	Read high byte
	MOVWF	TMPH			
	MOVF	TMR1L,	W	;	Read low byte
	MOVWF	TMPL		;	Re-enable the Interrupt (if required)
	CONTINUE			;	Continue with your code

7.6 Timer1 Oscillator

A crystal oscillator circuit is built between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator, rated up to 32.768 kHz. It will continue to run during all power managed modes. It is primarily intended for a 32 kHz crystal. The circuit for a typical LP oscillator is shown in Figure 7-3. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper oscillator start-up.

FIGURE 7-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR




TABLE 7-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 kHz	33 pF	33 pF

- **Note 1:** Microchip suggests this value as a starting point in validating the oscillator circuit.
 - 2: Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Capacitor values are for design guidance only.


7.7 Timer1 Oscillator Layout Considerations

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 7-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD.

If a high-speed circuit must be located near the oscillator, a grounded guard ring around the oscillator circuit, as shown in Figure 7-4, may be helpful when used on a single sided PCB or in addition to a ground plane.





7.8 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 module is configured in Compare mode to generate a "special event trigger" signal (CCP1M3:CCP1M0 = 1011), the signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The special event triggers from the CCP1
	module will not set interrupt flag bit,
	TMR1IF (PIR1<0>).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer1.

7.9 Resetting Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR, or any other Reset, except by the CCP1 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other Resets, the register is unaffected.

7.10 Timer1 Prescaler

RTCinit

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

7.11 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 7.6** "**Timer1 Oscillator**") gives users the option to include RTC functionality in their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a

TMR1H

BANKSEL

battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 7-3, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow, triggers the interrupt and calls the routine which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflows.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the MSbit of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1) as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

MOVLW	0x80	; Preload TMR1 register pair
MOVWF	TMR1H	; for 1 second overflow
CLRF	TMR1L	
MOVLW	b'00001111'	; Configure for external clock,
MOVWF	T1CON	; Asynchronous operation, external oscillator
CLRF	secs	; Initialize timekeeping registers
CLRF	mins	
MOVLW	.12	
MOVWF	hours	
BANKSEL	PIE1	
BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
RETURN		

EXAMPLE 7-3: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE

	MOVWF	hours	
	BANKSEL	PIE1	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr	BANKSEL	TMR1H	
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVF	secs, w	
	SUBLW	.60	
	BTFSS	STATUS, Z	; 60 seconds elapsed?
	RETURN		; No, done
	CLRF	seconds	; Clear seconds
	INCF	mins, f	; Increment minutes
	MOVF	mins, w	
	SUBLW	.60	
	BTFSS	STATUS, Z	; 60 seconds elapsed?
	RETURN		; No, done
	CLRF	mins	; Clear minutes
	INCF	hours, f	; Increment hours
	MOVF	hours, w	
	SUBLW	.24	
	BTFSS	STATUS, Z	; 24 hours elapsed?
	RETURN		; No, done
	CLRF	hours	; Clear hours
	RETURN		; Done

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		all c	e on other sets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
0Eh	TMR1L	Holding R	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register							xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding R	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							uuuu			
10h	T1CON	—	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	-000	0000	-uuu	uuuu

 $\label{eq:logend: Legend: Legend: u = unchanged, - = unimplemented, read as `0'. Shaded cells are not used by the Timer1 module.$

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F737/767 devices; always maintain these bits clear.

PIC16F7X7

NOTES:

8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable and is cleared on any device Reset.

The input clock (FOSC/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt, latched in flag bit, TMR2IF (PIR1<1>).

Timer2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

Register 8-1 shows the Timer2 Control register.

Additional information on timer modules is available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

8.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:


- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (POR, MCLR Reset, WDT Reset or BOR)

TMR2 is not cleared when T2CON is written.

8.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the SSP module which optionally uses it to generate the shift clock.





PIC16F7X7

REGISTER 8-1:	T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)							
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
	bit 7							bit 0
bit 7	Unimple	mented: Rea	ad as '0'					
bit 6-3	TOUTPS	3:TOUTPS0:	Timer2 Out	put Postscale	e Select bits			
		:1 postscale						
		:2 postscale						
	•	:3 postscale						
	•							
	•							
		:16 postscale						
bit 2		l: Timer2 On	bit					
	1 = Timer 0 = Timer							
bit 1-0		1:T2CKPS0:	Timer? Cloc	k Prescale S	elect hite			
Dit 1-0		scaler is 1						
		scaler is 4						
	1x = Pres	scaler is 16						
	Legend:							
	R = Read	dable bit	W = V	Writable bit	U = Unir	nplemented	l bit, read as	'0'

TABLE 8-1:	REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

- n = Value at POR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
11h	TMR2	Timer2 M	Timer2 Module Register 000							0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2	Timer2 Pe	mer2 Period Register 1111 1111 1111 1111								

'1' = Bit is set

'0' = Bit is cleared

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F737/767 devices; always maintain these bits clear.

x = Bit is unknown

9.0 CAPTURE/COMPARE/PWM MODULES

Each Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

The CCP1, CCP2 and CCP3 modules are identical in operation, with the exception being the operation of the special event trigger. Table 9-1 and Table 9-2 show the resources and interactions of the CCP module(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 and CCP3 operate the same as CCP1, except where noted.

9.1 CCP1 Module

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match and will clear both TMR1H and TMR1L registers.

9.2 CCP2 Module

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP2CON register controls the operation of CCP2. The special event trigger is generated by a compare match; it will clear both TMR1H and TMR1L registers and start an A/D conversion (if the A/D module is enabled).

Additional information on CCP modules is available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023) and in Application Note *AN594, "Using the CCP Module(s)"* (DS00594).

9.3 CCP3 Module

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP3CON register controls the operation of CCP3.

TABLE 9-1: CCP MODE – TIMER RESOURCES REQUIRED

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

TABLE 9-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 time base.
Capture	Compare	Same TMR1 time base.
Compare	Compare	Same TMR1 time base.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt). The rising edges are aligned.
PWM	Capture	None.
PWM	Compare	None.

PIC16F7X7

REGISTER 9-1:	CCPxCON	I REGISTE	R (ADDRE	ESS 17h, 1	Dh, 97h)				
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—	—	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0	
	bit 7						·	bit 0	
bit 7-6	Unimplem	ented: Read	d as '0'						
bit 5-4	CCPxX:CC	PxY: PWM	Least Signif	icant bits					
	<u>Capture mo</u> Unused.	<u>ode:</u>	-						
	<u>Compare n</u> Unused.	<u>node:</u>							
	PWM mode These bits	_	LSbs of the	PWM duty of	cycle. The ei	ght MSbs a	re found in C	CPRxL.	
bit 3-0	CCPxM3:CCPxM0: CCPx Mode Select bits								
	 CCPxM3:CCPxM0: CCPx Mode Select bits 0000 = Capture/Compare/PWM disabled (resets CCPx module) 0100 = Capture mode, every falling edge 0101 = Capture mode, every rising edge 0110 = Capture mode, every 4th rising edge 0111 = Capture mode, every 16th rising edge 1000 = Compare mode, set output on match (CCPxIF bit is set) 1001 = Compare mode, clear output on match (CCPxIF bit is set) 1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected) 1011 = Compare mode, trigger special event (CCPxIF bit is set, CCPx pin is unaffected); CCP1 clears Timer1; CCP2 clears Timer1 and starts an A/D conversion (if A/D module is enabled) 11xx = PWM mode 								
	Legend:								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

9.4 **Capture Mode**

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as one of the following and is configured by CCPxCON<3:0>:

- Every falling edge
- Every rising edge
- · Every 4th rising edge
- Every 16th rising edge


An event is selected by control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<2>), is set. The interrupt flag must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

9.4.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 pin is configured as an			
	output, a write to the port can cause a			
	capture condition.			

FIGURE 9-1: **CAPTURE MODE OPERATION BLOCK** DIAGRAM



9.4.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

9.4.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit, CCP1IE (PIE1<2>), clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

9.4.4 CCP PRESCALER

There are four prescaler settings specified by bits, CCP1M3:CCP1M0. Whenever the CCP module is turned off. or the CCP module is not in Capture mode. the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from non-zero prescaler. Example 9-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 9-1: CHANGING BETWEEN CAPTURE PRESCALERS


CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		;the new prescaler
		;move value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		;value

9.5 Compare Mode


In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven high
- Driven low
- · Remains unchanged

The action on the pin is based on the value of control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.



COMPARE MODE OPERATION BLOCK DIAGRAM



- NOT set interrupt flag bit, TMR1F (PIR1<0>)
- (for CCP2 only) set the GO/DONE bit (ADCON0<2>)

9.5.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note:	Clearing the CCP1CON register will force					
	the RC2/CCP1 compare output latch to					
	the default low level. This is not the					
	PORTC I/O data latch.					

9.5.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

9.5.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the CCP1 pin is not affected. The CCP1IF or CCP2IF bit is set, causing a CCP interrupt (if enabled).

9.5.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special event trigger output of CCP2 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP1 and CCP2 modules will not set interrupt flag bit, TMR1IF (PIR1<0>).

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	OSFIF	CMIF	LVDIF	_	BCLIF	_	CCP3IF	CCP2IF	000- 00	000- 00
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	OSFIE	CMIE	LVDIE	_	BCLIE	_	CCP3IE	CCP2IE	000- 00	000- 00
87h	TRISC	PORTC D	Data Direc	ction Regist	er					1111 1111	1111 1111
0Eh	TMR1L	Holding R	egister fo	or the Least	Significant	Byte of the 1	16-bit TMR	1 Register		xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding R	egister fo	or the Most	Significant I	Byte of the 1	6-bit TMR1	Register		xxxx xxxx	uuuu uuuu
10h	T1CON	_		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	00 0000	uu uuuu
15h	CCPR1L	Capture/C	compare/	PWM Regi	ster 1 (LSB))				xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/C	compare/	PWM Regi	ster 1 (MSB	3)				xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
1Bh	CCPR2L	Capture/C	Capture/Compare/PWM Register 2 (LSB)							xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/C	Capture/Compare/PWM Register 2 (MSB)							xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	_	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
95h	CCPR3L	Capture/C	Capture/Compare/PWM Register 3 (LSB)							xxxx xxxx	uuuu uuuu
96h	CCPR3H	Capture/C	Capture/Compare/PWM Register 3 (MSB)							xxxx xxxx	uuuu uuuu
97h	CCP3CON	_	_	CCP3X	CCP3Y	CCP3M3	CCP3M2	CCP3M1	CCP3M0	00 0000	00 0000

TABLE 9-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE AND TIMER1

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: The PSP is not implemented on the PIC16F737/767 devices; always maintain these bits clear.

9.6 PWM Mode (PWM)

FIGURE 9-3:

In Pulse Width Modulation mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.


Figure 9-3 shows a simplified block diagram of the CCP module in PWM mode.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 9.6.3 "Setup for PWM Operation"**.

SIMPLIFIED PWM BLOCK

DIAGRAM
Duty Cycle Registers CCP1CON<5:4>
CCPR1L
CCPR1H (Slave) Comparator Comparator Comparator Comparator Clear Timer, CCP1 pin and PR2 Note 1: The 8-bit timer is concatenated with the 2-bit internal Q clock or the 2 bits of the prescaler to create the 10-bit time base.

A PWM output (Figure 9-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).



9.6.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 9.4
	"Capture Mode") is not used in the deter-
	mination of the PWM frequency. The
	postscaler could be used to have a servo
	update rate at a different frequency than
	the PWM output.

9.6.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

```
PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>)•
Tosc • (TMR2 Prescale Value)
```

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the formula:

Resolution =
$$\frac{\log(\frac{Fosc}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

9.6.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 9-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		all o	e on other sets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2	OSFIF	CMIF	LVDIF	_	BCLIF	_	CCP3IF	CCP2IF	000-	0-00	000-	0-00
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2	OSFIE	CMIE	LVDIE	_	BCLIE	_	CCP3IE	CCP2IE	000-	0-00	000-	0-00
87h	TRISC	PORTC D	Data Directio	n Register						1111	1111	1111	1111
11h	TMR2	Timer2 M	odule Regis	ter						0000	0000	0000	0000
92h	PR2	Timer2 M	odule Perio	d Register						1111	1111	1111	1111
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Capture/0	Compare/PV	VM Registe	r 1 (LSB)					xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture/0	Compare/PV	VM Registe	r 1 (MSB)					xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	_		CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh	CCPR2L	Capture/0	Capture/Compare/PWM Register 2 (LSB)							xxxx	xxxx	uuuu	uuuu
1Ch	CCPR2H	Capture/0	Capture/Compare/PWM Register 2 (MSB)							xxxx	xxxx	uuuu	uuuu
1Dh	CCP2CON	_	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000
95h	CCPR3L	Capture/0	Capture/Compare/PWM Register 3 (LSB)							xxxx	xxxx	uuuu	uuuu
96h	CCPR3H	Capture/0	Compare/PV	VM Registe	r 3 (MSB)					xxxx	xxxx	uuuu	uuuu
97h	CCP3CON	_	_	CCP3X	CCP3Y	CCP3M3	CCP3M2	CCP3M1	CCP3M0	00	0000	00	0000

TABLE 9-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F737/767 devices; always maintain these bits clear.

10.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

10.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI™)
- Inter-Integrated Circuit (I²C[™])
 - Full Master mode
 - Slave mode (with general address call)

The I^2C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

10.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON and SSPCON2). The use of these registers and their individual configuration bits differ significantly, depending on whether the MSSP module is operated in SPI or I^2C mode.

Additional details are provided under the individual sections.

10.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL


Additionally, a fourth pin may be used when in a Slave mode of operation:


Slave Select (SS) – RA5/AN4/LVDIN/SS/C2OUT

Figure 10-1 shows the block diagram of the MSSP module when operating in SPI mode.

FIGURE 10-1:

MSSP BLOCK DIAGRAM (SPI MODE)





10.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register (SSPCON)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 10-1: SSPSTAT: MSSP STATUS (SPI MODE) REGISTER (ADDRESS 94h)

-			(-	- /		• -		
	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
	SMP	CKE	D/A	Р	S	R/W	UA	BF
	bit 7		•		•	•		bit 0
bit 7	SMP: Sam	nple bit						
	SPI Maste							
		lata sampled lata sampled						
	SPI Slave	-		i uala oulpu				
		be cleared v	when SPI is	used in Slav	/e mode.			
bit 6	CKE: SPI	Clock Edge	Select bit					
	When CKF							
		ansmitted or	• •					
		ansmitted or	n falling edg	e of SCK				
	<u>When CKF</u> 1 - Data tr	<u>P = 1:</u> ansmitted or	a falling ada	o of SCK				
		ansmitted or						
bit 5	_	Address bit	0 0					
	Used in I ² 0	C mode only.						
bit 4	P: Stop bit							
	Used in I ² C	c mode only.	This bit is cle	ared when t	he MSSP m	odule is disa	bled, SSPE	N is cleared.
bit 3	S: Start bit							
		C mode only.						
bit 2		d/Write bit Inf						
	Used in I ² (C mode only.						
bit 1	•	e Address b						
	Used in I ² (C mode only.						
bit 0		Full Status b	•	• /				
	 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty 							
	0 = Receiv	e not comple	ete, SSPBU	⊢ is empty				
	Legend:							
	R = Reada	able bit	W = W	ritable bit	U = Unin	nplemented	bit, read as	'0'
	- n = Value		'1' = B	it is set		s cleared	x = Bit is u	
		-						-

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0		
		33PUV	SSPEN	CKP	55P1V13	SSPINZ	33PIVI I			
	bit 7							bit 0		
bit 7	WCOL: W	rite Collision	Detect bit (1	Fransmit mo	de only)					
		SPBUF regis be cleared in Ilision		n while it is	still transmit	ting the prev	vious word.			
bit 6	SSPOV: R	eceive Over	flow Indicato	or bit						
	SPI Slave	mode:								
 1 = A new byte is received while the SSPBUF register is still holding the previous day of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode must read the SSPBUF, even if only transmitting data, to avoid setting overflow (Must be cleared in software.) 0 = No overflow 							e. The user			
	Note:				it is not se to the SSPE			eption (and		
bit 5										
	Note: When enabled, these pins must be properly configured as input or output.									
bit 4	CKP: Cloc	k Polarity Se	elect bit							
		ate for clock	0							
		ate for clock								
bit 3-0	SSPM3:SSPM0: Synchronous Serial Port Mode Select bits									
	 0101 = SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin. 0100 = SPI Slave mode, clock = SCK pin. SS pin control enabled. 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = FOSC/64 0001 = SPI Master mode, clock = FOSC/16 0000 = SPI Master mode, clock = FOSC/4 									
	Note: Bit combinations not specifically listed here are either reserved or implemented in I ² C mode only.									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

10.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before

reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL (SSPCON<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 10-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP Status register (SSPSTAT) indicates the various status conditions.

EXAMPLE 10-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received (transmit complete)?
	BRA	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

10.3.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISA<5> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

10.3.4 TYPICAL CONNECTION

Figure 10-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- · Master sends data Slave sends data
- Master sends dummy data Slave sends data




FIGURE 10-2: SPI MASTER/SLAVE CONNECTION

10.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 10-2) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON<4>). This then, would give waveforms for SPI communication as shown in Figure 10-3, Figure 10-5 and Figure 10-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 10-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





10.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times, as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

10.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = 4h). The pin must not be driven low for the \overline{SS} pin to function as an input. The data latch must be high. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven,


even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.

- Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - 2: If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 10-4: SLAVE SYNCHRONIZATION WAVEFORM







FIGURE 10-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



10.3.8 SLEEP OPERATION

In Master mode, all module clocks are halted and the transmission/reception will remain in that state until the device wakes from Sleep. After the device returns to normal mode, the module will continue to transmit/ receive data.

In Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device from Sleep.

10.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

10.3.10 BUS MODE COMPATIBILITY

Table 10-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

TABLE 10-1: SPI BUS MODES

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

There is also an SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
TRISC PORTC Data Direction Register								1111 1111	1111 1111	
SSPBUF	SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register							xxxx xxxx	uuuu uuuu	
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
TRISA	TRISA PORTA Data Direction Register								1111 1111	1111 1111
SSPSTAT	SMP	CKE	D/A	Р	s	R/W	UA	BF	0000 0000	0000 0000

TABLE 10-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on 28-pin devices; always maintain these bits clear.

10.4 I²C Mode


The MSSP module in I^2C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

FIGURE 10-7: MSSP BLOCK DIAGRAM (I²C MODE)



10.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register (SSPCON)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the SSP is configured in I^2C Slave mode. When the SSP is configured in Master mode, the lower seven bits of SSPADD act as the baud rate generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 10-3:	SSPSTAT:	MSSP STA	ATUS (I ² C	MODE) R	EGISTER	(ADDRESS	5 94h)		
	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	
	SMP	CKE	D/A	Р	S	R/W	UA	BF	
	bit 7							bit 0	
bit 7	SMP: Slew	Rate Contro	ol bit						
	In Master or Slave mode:								
		ate control dis					1 MHz)		
		ate control en	abled for hi	gh-speed n	node (400 k	HZ)			
bit 6		us Select bit							
	1 = Enable	o <u>r Slave mode</u> SMBus spece SMBus spe	cific inputs						
bit 5	D/A: Data/	Address bit							
	<u>In Master r</u> Reserved.	node:							
	In Slave m	ode:							
		es that the la	-						
		es that the la	st byte rece	eived or tran	ismitted was	address			
bit 4	P: Stop bit								
	 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last 								
	Note:	This bit is cl	eared on R	eset and wh	nen SSPEN	is cleared.			
bit 3	S: Start bit								
	 1 = Indicates that a Start bit has been detected last 0 = Start bit was not detected last 								
	Note:	This bit is cl	eared on R	eset and wh	nen SSPEN	is cleared.			
bit 2	R/W : Read/Write bit Information bit (l^2 C mode only)								
	In Slave mode:								
	1 = Read								
	0 = Write		_						
	Note:					g the last ad Start bit, Stop			
	In Master r								
	 1 = Transmit is in progress 0 = Transmit is not in progress 								
	Note: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is								
		in Idle mode		,	,				
bit 1	UA: Updat	e Address bit	t (10-bit Sla	ve mode or	ılv)				
	-	es that the us	-			the SSPADI	D register		
		s does not n		-			•		
bit 0	BF: Buffer	Full Status bi	it						
	In Transmit mode:								
	1 = Receive complete, SSPBUF is full								
	0 = Receive not complete, SSPBUF is empty								
	In Receive mode: 1 = Data transmit in progress (does not include the ACK and Stop bits), SSPBUF is full								
		ansmit comp							
	Legend:								
	R = Reada	ble bit	W = W	ritable bit	U = Unir	nplemented	bit, read as	'0'	
	- n = Value	at POR	'1' = Bi	t is set	'0' = Bit	is cleared	x = Bit is u	nknown	

PIC16F7X7

REGISTER 10-4:	SSPCON:	MSSP CO	NTROL (I ²	C MODE)	REGISTER	R 1 (ADDR	ESS 14h)				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0			
	bit 7	·			·			bit 0			
bit 7	WCOL: W	rite Collision	Detect bit								
		Transmit mo				2					
		e to the SSP smission to t Ilision					itions were	not valid for			
	In Slave Tr	ansmit mod	<u>e:</u>								
		SPBUF regi d in software Illision		en while it i	s still transn	nitting the p	revious wor	d. (Must be			
	In Receive	<u>mode (Mas</u> lon't care" bi		<u>modes):</u>							
bit 6	SSPOV: R	eceive Over	flow Indicato	or bit							
	 <u>In Receive mode:</u> 1 = A byte is received while the SSPBUF register is still holding the previous byte. (Must be cleared in software.) 0 = No overflow 										
	<u>In Transmi</u> This is a "c	<u>t mode:</u> Ion't care" bi	t in Transmi	t mode.							
bit 5	SSPEN: Synchronous Serial Port Enable bit										
		es the serial es serial por					ne serial por	t pins			
	Note:	When enab	led, the SDA	and SCL pi	ns must be p	roperly confi	igured as inp	out or output.			
bit 4	CKP: SCK	Release Co	ontrol bit								
	In Slave mode:										
	 Release clock Holds clock low (clock stretch). (Used to ensure data setup time.) 										
	In Master r	-	JCK SILEICH).		isule uala s	etup time.)					
	Unused in										
bit 3-0	SSPM3:SSPM0: Synchronous Serial Port Mode Select bits										
	$1110 = I^{2}C$ $1011 = I^{2}C$ $1000 = I^{2}C$ $0111 = I^{2}C$		e, 7-bit addr Controlled M de, clock = F e, 10-bit add	ess with Sta aster mode Fosc/(4 * (S Iress	art and Stop (slave Idle)	I Stop bit interrupts enabled Stop bit interrupts enabled Idle)					
	Note:	Bit combina SPI mode o		ecifically lis	sted here are	e either rese	rved or imp	lemented in			
	Legend:]			
	R = Reada	ble bit	W = W	ritable bit	U = Unim	nplemented	bit, read as	'0'			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 10-5:		2: MSSP CO	•	-		•	-		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	
	bit 7							bit 0	
bit 7	GCEN: Ge	eneral Call En	able bit (Slav	ve mode only	')				
		 1 = Enable interrupt when a general call address (0000h) is received in the SSPSR 0 = General call address disabled 							
bit 6	ACKSTAT:	: Acknowledge	e Status bit (Master Trans	smit mode o	nly)			
		wledge was n wledge was re							
bit 5	ACKDT: A	cknowledge D	ata bit (Mas	ster Receive i	mode only)				
	1 = Not Ac 0 = Acknow	knowledge wledge							
	Note:	Value that w the end of a		itted when th	e user initia	tes an Ack	nowledge s	equence at	
bit 4	ACKEN: A	cknowledge S	Sequence Ei	nable bit (Ma	ster Receive	e mode onl	y)		
	Autom	 1 = Initiate Acknowledge sequence on SDA and SCL pins and transmit ACKDT data bin Automatically cleared by hardware. 0 = Acknowledge sequence Idle 							
bit 3	RCEN: Receive Enable bit (Master mode only)								
	1 = Enable 0 = Receiv	es Receive mo ve Idle	ode for I ² C						
bit 2	PEN: Stop	Condition En	able bit (Ma	ster mode on					
		Stop conditio	n on SDA ai	nd SCL pins.	Automatica	lly cleared	by hardwar	e.	
bit 1	RSEN: Repeated Start Condition Enabled bit (Master mode only)								
		e Repeated Stated Stated Stated State		on SDA and	SCL pins. A	utomatically	y cleared by	hardware.	
bit 0	SEN: Start Condition Enabled/Stretch Enabled bit								
	In Master mode: 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Start condition Idle								
	In Slave mode: 1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled) 0 = Clock stretching is enabled for slave transmit only (PIC16F87X compatibility)								
	 Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the this bit may not be set (no spooling) and the SSPBUF may not be written to the SSPBUF are disabled). 								
	Legend:								
	R = Reada	able bit	W = W	ritable bit	U = Unimp	lemented	bit, read as	'0'	
	1								

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

10.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP enable bit, SSPEN (SSPCON<5>).

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock = Osc/4 (SSPADD + 1)
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address), with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

10.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101.

10.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

10.4.3.2 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPCON<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPCON<4>). See **Section 10.4.4** "**Clock Stretching**" for more detail.

10.4.3.3 Transmission

When the $R\overline{W}$ bit of the incoming address byte is set and an address match occurs, the $R\overline{W}$ bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low regardless of SEN (see **Section 10.4.4 "Clock Stretching"** for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 10-9).

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.







FIGURE 10-10:	I ² C SLAVE MC	DDE TIMING	WITH SE	EN = 0 (R	ECEPTION, 1	0-BIT ADDRESS)
	Receive Data Byte Receive Data Byte ACK The Day Day Day Day Day Day Day Day Day Day	Cleared in software		SPOV is set because <u>SS</u> PBUF is still full. ACK is not sent.		
Clock is held low until update of SSPADD has		Cleared in software			Cleared by hardware when SSPADD is updated with high byte of address	
Clock is held low until Clock is held low until clack a SSPADD has update of SSPADD has taken the taken black taken take	ceive Second Byte of Address	Cleared in software	Dummy read of SSPBUF to clear BF flag		 Cleared by hardware when SSPADD is updated with low byte of address UA is set indicating that SSPADD needs to be updated 	
ά σ	Receive First Byte of Address $\frac{RW}{RW} = 0$ SDA $\frac{1}{1}$ $\frac{1}{1}$ $\frac{1}{1}$ $\frac{1}{1}$ $\frac{1}{1}$ $\frac{1}{0}$ $\frac{1}{A9}$ $\frac{A9}{A8}$ $\frac{A8}{ACK}$ $\frac{ACK}{A9}$ $\frac{A}{A9}$ $\frac{A}{A}$	SSPIF (PIR1<3>) Cleared in software	Br (SPS IAI COP) SSPBUF is written with A contents of SSPSR SSPOV (SSPCON<6>)	UA (SSPSTAT<1>)	UA is set indicating that the SSPADD needs to be updated	CKP (CKP does not reset to 'o' when SEN = o)

FIGURE 10-10: $I^{2}C$ SLAVE MODE TIMING WITH SEN = 0 (RECEPTION, 10-BIT ADDRESS)



10.4.4 CLOCK STRETCHING

Both 7-bit and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

10.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, on the falling edge of the ninth clock, at the end of the ACK sequence if the BF bit is set, the CKP bit in the SSPCON register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 10-13).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

10.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address, with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

10.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock, if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 10-9).

Note 1:	If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
2:	The CKP bit can be set in software regardless of the state of the BF bit.


10.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode


In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence, which contains the high order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-bit Slave Transmit mode (see Figure 10-11).


10.4.4.5 Clock Synchronization and the CKP Bit

When the CKP bit is cleared, the SCL output is forced to '0'; however, setting the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 10-12).









10.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set and while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 10-15).





10.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options:

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register, initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt if enabled):

- · Start condition
- Stop condition
- Data transfer byte transmitted/received
- Acknowledge Transmit
- Repeated Start




FIGURE 10-16: MSSP BLOCK DIAGRAM (I²C MASTER MODE)

10.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate a receive bit. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The baud rate generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 10.4.7 "Baud Rate Generator"** for more detail. A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start enable bit, SEN (SSPCON2<0>).
- SSPIF is set. The MSSP module will wait the required Start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

10.4.7 BAUD RATE GENERATOR

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 10-17). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (Tcr) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by \overline{ACK}), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 10-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

FIGURE 10-17: BAUD RATE GENERATOR BLOCK DIAGRAM




TABLE 10-3: I²C CLOCK RATE w/BRG


Fcy	Fc Y*2	BRG VALUE	FscL (2 Rollovers of BRG)
10 MHz	20 MHz	19h	400 kHz ⁽¹⁾
10 MHz	20 MHz	20h	312.5 kHz
10 MHz	20 MHz	3Fh	100 kHz
4 MHz	8 MHz	0Ah	400 kHz ⁽¹⁾
4 MHz	8 MHz	0Dh	308 kHz
4 MHz	8 MHz	28h	100 kHz
1 MHz	2 MHz	03h	333 kHz ⁽¹⁾
1 MHz	2 MHz	0Ah	100 kHz
1 MHz	2 MHz	00h	1 MHz ⁽¹⁾

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

10.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 10-18).

FIGURE 10-18: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



10.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Condition Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.


Note: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

10.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.

FIGURE 10-19: FIRST START BIT TIMING



10.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

10.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

FIGURE 10-20: REPEAT START CONDITION WAVEFORM



10.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address, is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter #106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter #107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurred or if data was received properly. The status of \overline{ACK} is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 10-21).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, The BF flag Is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

10.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

10.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

10.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$ and is set when the slave does not Acknowledge $(\overline{ACK} = 1)$. A slave sends an Acknowledge when it has recognized its address (including a general call) or when the slave has properly received its data.

10.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2<3>).

Note: The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/ low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state, awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPCON2<4>).

10.4.11.1 BF Status Flag


In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


10.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

10.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





10.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 10-23).

10.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

10.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 10-24).

10.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 10-23: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 10-24: STOP CONDITION RECEIVE OR TRANSMIT MODE



Preliminary

10.4.14 SLEEP OPERATION

While in Sleep mode, the I^2C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

10.4.15 EFFECT OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

10.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPSTAT<4>) is set or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is at the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

10.4.17 MULTI-MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF, and reset the I^2C port to its Idle state (Figure 10-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register or the bus is Idle and the S and P bits are cleared.

FIGURE 10-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



10.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 10-26).
- b) SCL is sampled low before SDA is asserted low (Figure 10-27).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 10-26).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 10-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0 and during this time, if the SCL pin is sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.






FIGURE 10-26: BUS COLLISION DURING START CONDITION (SDA ONLY)









10.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', see Figure 10-29). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from highto-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (Figure 10-30).

If at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.







FIGURE 10-30: BUS COLLISION DURING A REPEATED START CONDITION (CASE 2)



10.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 10-31). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 10-32).

FIGURE 10-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 10-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



© 2003 Microchip Technology Inc.

NOTES:

11.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc. The USART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

Bit SPEN (RCSTA<7>) and bits TRISC<7:6> have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

The USART module also has a multi-processor communication capability using 9-bit address detection.

REGISTER 11-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	, R/W-0			
	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D			
	bit 7							bit 0			
bit 7	CSRC: Cloc Asynchronou		elect bit								
	Don't care.										
	<u>Synchronous</u> 1 = Master n 0 = Slave mo	node (clock			m BRG)						
bit 6	TX9 : 9-bit Tr	ansmit Enal	ole bit								
	1 = Selects 9 0 = Selects 8										
bit 5	TXEN: Tran 1 = Transmit 0 = Transmit	enabled	bit								
			l overrides	TXEN in Sy	nc mode						
bit 4	SYNC: USA				no modo.						
bit 4	1 = Synchron 0 = Asynchron	nous mode									
bit 3	Unimpleme	nted: Read	as '0'								
bit 2	BRGH: High Baud Rate Select bit										
	Asynchronous mode: 1 = High speed 0 = Low speed										
	<u>Synchronous mode:</u> Unused in this mode.										
bit 1	TRMT: Transmit Shift Register Status bit										
	1 = TSR empty 0 = TSR full										
bit 0	TX9D: 9th bit of Transmit Data, can be Parity bit										
	Legend:										
	R = Readab	le bit	W = Wr	itable bit	U = Unimp	lemented bi	t, read as '	O'			
	- n = Value a	at POR	'1' = Bit	is set	'0' = Bit is o	cleared	x = Bit is ur	nknown			

ER 11-2:	RCSTA: R	ECEIVE S	TATUS AN	D CONTRO	OL REGIST	FER (ADDI	RESS 18h)					
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x				
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D				
	bit 7							bit 0				
bit 7	SPEN: Ser	ial Port Ena	ble bit									
	 1 = Serial port enabled (configures RC7/RX/DT and RC6/TX/CK pins as serial port pins) 0 = Serial port disabled 											
bit 6	RX9 : 9-bit l	Receive Ena	able bit									
		9-bit recep 8-bit recep										
bit 5	SREN: Sing	gle Receive	Enable bit									
	Asynchrone Don't care.	ous mode:										
		us mode – I										
		s single rec										
		 0 = Disables single receive This bit is cleared after reception is complete. 										
		us mode – S	-	complete.								
	Don't care.											
bit 4	CREN: Continuous Receive Enable bit											
	Asynchronous mode:											
	 1 = Enables continuous receive 0 = Disables continuous receive 											
	<u>Synchronous mode:</u> 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)											
		es continuou				,		,				
bit 3	ADDEN: A	ddress Dete	ect Enable b	it								
	Asynchronous mode 9-bit (RX9 = 1):											
	1 = Enables address detection, enables interrupt and load of the receive buffer when RSR<8> is set											
	-		detection al	l hvtos aro r	eceived and	ninth hit ca	n ha usad a	e narity hit				
bit 2				i bytes are i	eceiveu anu	minur bit ca	ii be useu a	s parity bit				
Dit 2	FERR : Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte)											
	0 = No framing error											
bit 1	OERR: Overrun Error bit											
	 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error 											
bit 0	RX9D: 9th	bit of Rece	ived Data (c	an be parity	bit, but mus	t be calcula	ted by user	firmware)				
	Legend:											
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'				

REGISTER 11-2:	RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)
	Receive of and contride Reciditer (Abbreco foil)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

11.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit Baud Rate Generator. The SPBRG register controls the period of a free-running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 11-1 shows the formula for computation of the baud rate for different USART modes, which only apply in Master mode (internal clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRG register can be calculated using the formula in Table 11-1. From this, the error in baud rate can be determined. It may be advantageous to use the high baud rate (BRGH = 1), even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

11.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 11-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X + 1))	Baud Rate = Fosc/(16(X + 1))
1	(Synchronous) Baud Rate = Fosc/(4(X + 1))	N/A

X = value in SPBRG (0 to 255)

TABLE 11-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
99h	SPBRG	Baud Rat	Baud Rate Generator Register								0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

TABLE 11-3: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	Fosc = 20 MHz			F	Fosc = 16 MHz			Fosc = 10 MHz		
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	-	-	-	-	-	-	-	-	-	
1.2	1.221	1.75	255	1.202	0.17	207	1.202	0.17	129	
2.4	2.404	0.17	129	2.404	0.17	103	2.404	0.17	64	
9.6	9.766	1.73	31	9.615	0.16	25	9.766	1.73	15	
19.2	19.531	1.72	15	19.231	0.16	12	19.531	1.72	7	
28.8	31.250	8.51	9	27.778	3.55	8	31.250	8.51	4	
33.6	34.722	3.34	8	35.714	6.29	6	31.250	6.99	4	
57.6	62.500	8.51	4	62.500	8.51	3	52.083	9.58	2	
HIGH	1.221	-	255	0.977	-	255	0.610	-	255	
LOW	312.500	-	0	250.000	-	0	156.250	-	0	

BAUD		Fosc = 4 M	Hz	Fosc = 3.6864 MHz			
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	0.300	0	207	0.3	0	191	
1.2	1.202	0.17	51	1.2	0	47	
2.4	2.404	0.17	25	2.4	0	23	
9.6	8.929	6.99	6	9.6	0	5	
19.2	20.833	8.51	2	19.2	0	2	
28.8	31.250	8.51	1	28.8	0	1	
33.6	-	-	-	-	-	-	
57.6	62.500	8.51	0	57.6	0	0	
HIGH	0.244	-	255	0.225	-	255	
LOW	62.500	-	0	57.6	-	0	

TABLE 11-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	F	osc = 20 M	Hz	F	osc = 16 M	Hz	Fosc = 10 MHz			
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	-	-	-	-	-	-	-	-	-	
1.2	-	-	-	-	-	-	-	-	-	
2.4	-	-	-	-	-	-	2.441	1.71	255	
9.6	9.615	0.16	129	9.615	0.16	103	9.615	0.16	64	
19.2	19.231	0.16	64	19.231	0.16	51	19.531	1.72	31	
28.8	29.070	0.94	42	29.412	2.13	33	28.409	1.36	21	
33.6	33.784	0.55	36	33.333	0.79	29	32.895	2.10	18	
57.6	59.524	3.34	20	58.824	2.13	16	56.818	1.36	10	
HIGH	4.883	-	255	3.906	-	255	2.441	-	255	
LOW	1250.000	-	0	1000.000		0	625.000	-	0	

BAUD RATE (K)	F	osc = 4 MH	łz	Fosc = 3.6864 MHz					
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)			
0.3	-	-	-	-	-	-			
1.2	1.202	0.17	207	1.2	0	191			
2.4	2.404	0.17	103	2.4	0	95			
9.6	9.615	0.16	25	9.6	0	23			
19.2	19.231	0.16	12	19.2	0	11			
28.8	27.798	3.55	8	28.8	0	7			
33.6	35.714	6.29	6	32.9	2.04	6			
57.6	62.500	8.51	3	57.6	0	3			
HIGH	0.977	-	255	0.9	-	255			
LOW	250.000	-	0	230.4	-	0			

BAUD RATE (K)	Fosc = 8 MHz			Fosc = 4 MHz				Fosc = 2 M	Hz	Fosc = 1 MHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	_	_	0.300	0	207	0.300	0	103	0.300	0	51
1.2	1.202	+0.16	103	1.202	+0.16	51	1.202	+0.16	25	1.202	+0.16	12
2.4	2.404	+0.16	51	2.404	+0.16	25	2.404	+0.16	12	2.232	-6.99	6
9.6	9.615	+0.16	12	8.929	-6.99	6	10.417	+8.51	2	NA	—	_
19.2	17.857	-6.99	6	20.833	+8.51	2	NA	_	_	NA	_	_
28.8	31.250	+8.51	3	31.250	+8.51	1	31.250	+8.51	0	NA	_	_
38.4	41.667	+8.51	2	NA	_	_	NA	_	_	NA	_	_
57.6	62.500	+8.51	1	62.500	8.51	0	NA	_	_	NA	_	_

TABLE 11-5: INTRC BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

TABLE 11-6: INTRC BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	1	Fosc = 8 M	Hz	Fosc = 4 MHz				Fosc = 2 M	Hz	Fosc = 1 MHz		
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	_	_	NA	_	_	NA	_	_	0.300	0	207
1.2	NA	—	—	1.202	+0.16	207	1.202	+0.16	103	1.202	+0.16	51
2.4	2.404	+0.16	207	2.404	+0.16	103	2.404	+0.16	51	2.404	+0.16	25
9.6	9.615	+0.16	51	9.615	+0.16	25	9.615	+0.16	12	8.929	-6.99	6
19.2	19.231	+0.16	25	19.231	+0.16	12	17.857	-6.99	6	20.833	+8.51	2
28.8	29.412	+2.12	16	27.778	-3.55	8	31.250	+8.51	3	31.250	+8.51	1
38.4	38.462	+0.16	12	35.714	-6.99	6	41.667	+8.51	2	NA	_	_
57.6	55.556	-3.55	8	62.500	+8.51	3	62.500	+8.51	1	62.500	+8.51	0

11.2 USART Asynchronous Mode

In this mode, the USART uses standard Non-Returnto-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8-bits. An on-chip, dedicated, 8-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during Sleep.

Asynchronous mode is selected by clearing bit, SYNC (TXSTA<4>).

The USART asynchronous module consists of the following important elements:

- · Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

11.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 11-1. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and flag bit, TXIF (PIR1<4>), is set. This inter-

rupt can be enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data memory so it is not available to the user.
2:	Flag bit TXIF is set when enable bit TXEN
	is set. TXIF is cleared by loading TXREG.

Transmission is enabled by setting enable bit, TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the Baud Rate Generator (BRG) has produced a shift clock (Figure 11-2). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally, when transmission is first started, the TSR register is empty. At that point, transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 11-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result, the RC6/TX/CK pin will revert to high-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.




FIGURE 11-1: USART TRANSMIT BLOCK DIAGRAM

When setting up an Asynchronous Transmission, follow these steps:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (Section 11.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.

- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

FIGURE 11-2: ASYNCHRONOUS MASTER TRANSMISSION




FIGURE 11-3: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 11-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	x00- 0000
19h	TXREG	USART Tra	nsmit Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generato	0000 0000	0000 0000						

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.
 Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

FIGURE 11-4:

11.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 11-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter, operating at x16 times the baud rate; whereas, the main receive serial shifter operates at the bit rate or at Fosc.


Once Asynchronous mode is selected, reception is enabled by setting bit, CREN (RCSTA<4>).

The heart of the receiver is the Receive (Serial) Shift Register (RSR). After sampling the Stop bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit, RCIF (PIR1<5>), is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit, RCIE (PIE1<5>). Flag bit RCIF is a read-only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double-buffered register (i.e., it is a two-deep FIFO). It


is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the Stop bit of the third byte, if the RCREG register is still full, the Overrun Error bit, OERR (RCSTA<1>), will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited and no further data will be received. It is, therefore, essential to clear error bit OERR if it is set. Framing Error bit, FERR (RCSTA<2>), is set if a Stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG will load bits RX9D and FERR with new values, therefore, it is essential for the user to read the RCSTA register before reading the RCREG register, in order not to lose the old FERR and RX9D information.



USART RECEIVE BLOCK DIAGRAM







When setting up an Asynchronous Reception, follow these steps:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (Section 11.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.

- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE is set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

TABLE 11-6. REGISTERS ASSOCIATED WITH ASTICH KONOUS RECEPTION											
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	x00- 0000	0000 -00x
1Ah	RCREG	USART R	eceive Reg	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rat	e Generato	0000 0000	0000 0000						

TABLE 11-8: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.


Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

11.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

When setting up an Asynchronous Reception with address detect enabled:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH.
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- Set bit RX9 to enable 9-bit reception.
- Set ADDEN to enable address detect.
- Enable the reception by setting enable bit CREN.

- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register to determine if the device is being addressed.
- If any error occurred, clear the error by clearing enable bit CREN.
- If the device has been addressed, clear the ADDEN bit to allow data bytes and address bytes to be read into the receive buffer and interrupt the CPU.



DS30498B-page 142






FIGURE 11-8: ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST




TABLE 11-9: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART Re	ceive Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h SPBRG Baud Rate Generator Register								0000 0000	0000 0000		

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

11.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit, SYNC (TXSTA<4>). In addition, enable bit, SPEN (RCSTA<7>), is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit, CSRC (TXSTA<7>).

11.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 11-6. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit, TXIF (PIR1<4>), is set. The interrupt can be enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a readonly bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

Transmission is enabled by setting enable bit, TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 11-9). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 11-10). This is advantageous when slow baud rates are selected, since the BRG is kept in Reset when bits TXEN, CREN and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally, when transmission is first started, the TSR register is empty so a transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to highimpedance. If either bit CREN or bit SREN is set during a transmission, the transmission is aborted and the DT pin reverts to a high-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic, however, is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting since bit TXEN is still set. The DT line will immediately switch from High-Impedance Receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 11.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

TABLE 11-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tr	ansmit Re	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	n SPBRG Baud Rate Generator Register									0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

FIGURE 11-9: SYNCHRONOUS TRANSMISSION





FIGURE 11-10: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



© 2003 Microchip Technology Inc.

11.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit, SREN (RCSTA<5>) or enable bit, CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit, RCIF (PIR1<5>), is set. The actual interrupt can be enabled/ disabled by setting/clearing enable bit, RCIE (PIE1<5>). Flag bit RCIF is a read-only bit which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double-buffered register (i.e., it is a twodeep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then Overrun Error bit, OERR (RCSTA<1>), is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited so it is essential to clear bit OERR if it is set. The ninth receive bit is buffered the same way as the receive

data. Reading the RCREG register will load bit RX9D with a new value, therefore, it is essential for the user to read the RCSTA register before reading RCREG, in order not to lose the old RX9D information.

When setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 11.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- 7. Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

IADLE II	ABLE II-II. REGISTERS ASSOCIATED WITH STNCHRONOUS MASTER RECEPTION										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART R	eceive Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register							0000 0000	0000 0000	

TABLE 11-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.




FIGURE 11-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

11.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in Sleep mode. Slave mode is entered by clearing bit, CSRC (TXSTA<7>).

11.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a Synchronous Slave Transmission, follow these steps:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,	e on: BOR	Valu all o Res	
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	0000	000x
19h	TXREG	USART Tr	ansmit R	egister						0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D	0000	-010	0000	-010
99h	h SPBRG Baud Rate Generator Register									0000	0000	0000	0000

TABLE 11-12: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

11.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode. Bit SREN is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during Sleep. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a Synchronous Slave Reception, follow these steps:

- 1. Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- 9. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

TABLE 11-13: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART R	eceive R	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG Baud Rate Generator Register								0000 0000	0000 0000	

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices, always maintain these bits clear.

NOTES:

12.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has 11 inputs for the PIC16F737 and PIC16F767 devices and 14 for the PIC16F747 AND PIC16F777 devices.

The A/D allows conversion of an analog input signal to a corresponding 10-bit digital number.

A new feature for the A/D converter is the addition of programmable acquisition time. This feature allows the user to select a new channel for conversion and to set the GO/DONE bit immediately. When the GO/DONE bit is set, the selected channel is sampled for the programmed acquisition time before a conversion is actually started. This removes the firmware overhead required to allow for an acquisition (sampling) period (see Register 12-3 and Section 12.2 "Selecting and Configuring Automatic Acquisition Time"). The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 12-1, controls the operation of the A/D module and clock source. The ADCON1 register, shown in Register 12-2, configures the functions of the port pins, justification and voltage reference sources. The ADCON2, shown in Register 12-3, configures the programmed acquisition time.

Additional information on using the A/D module can be found in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023) and in Application Note *AN546, "Using the Analog-to-Digital (A/D) Converter"* (DS00546).

ER 12-1:	ADCON0:	A/D CONT	ROL REG	ISTER 0 (A	DDRESS	1Fh)		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON
	bit 7					·		bit 0
bit 7-6	<u>If ADCS2 =</u> 000 = Fos 001 = Fos 010 = Fos	c/2 c/8 c/32 c (clock derive = 1: /4						
	10 = FOSC	/64						
	11 = FRC (clock derived	from an RC	Coscillation)				
bit 5-3	0000 = Ch 0001 = Ch 0010 = Ch 0100 = Ch 0101 = Ch 0110 = Ch 0111 = Ch 1000 = Ch 1001 = Ch 1011 = Ch 1100 = Ch 1101 = Ch 1101 = Ch		10) 11) 12) 13) 14) 15)(1) 16)(1) 17)(1) 18) 19) 110) 111) 112) 113)		ne 28-pin	product varia	ant (PIC16	-737 and
) will result			on as unimple		
bit 2		: A/D Conve		hit				
Dit Z	1 = A/D co autom	onversion cyc	cle in progre ed by hardw	ss. Setting th		an A/D conve ersion has cor		This bit is
bit 1	CHS<3>: /	Analog Chan	nel Select bi	t (see bit 5-3	for bit sett	ings)		
bit 0	ADON: A/I	D Conversior	n Status bit					
		nverter modu nverter is shi			operating c	urrent		
	Legend:							
	R = Reada	able bit	W = W	/ritable bit	U = Unir	nplemented b	it, read as '(D,
	- n = Value			it is set		-	x = Bit is ur	
	L							

REGISTER

REGISTER 12-2:	ADCO	N1: A/		NTRO	L REG	ISTE	R 1 (ADDF	RESS	9Fh)					
	R/W-	0	R/W-0	R	/W-0	R/	W-0	R/	W-0	R	2/W-0	F	R/W-0	R	/W-0
	ADFI	M N	ADCS2	V	CFG1	VC	FG0	PC	FG3	P	CFG2	P	CFG1	PC	CFG0
	bit 7														bit 0
bit 7	ADFM:	A/D R	esult Fo	ormat S	Select b	oit									
	1 = Rig 0 = Lef														
bit 6	ADCS2	2: A/D (Clock D	ivide b	y 2 Sel	ect bit									
	1 = A/D 0 = Dis		source	is divid	ded by t	wo wl	nen sy	stem	clock	s use	d				
bit 5	VCFG1	: Volta	ge Refe	erence	Config	uratio	n bit 1								
	0 = VR														
	1 = VRI						-								
bit 4	VCFG		-		-	uratio	n bit 0								
		0 = VREF+ is connected to VDD 1 = VREF+ is connected to external VREF+ (RA3)													
bit 3-0	PCFG<						+ (1774	5)							
51100					-										
		AN13	AN12	AN11	AN10		AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
	0000	A	A	A	A	A	A	A	A	A	A	A	A	A	A
	0001	A D	A	A A	A A	A A	A A	A A	A	A A	A A	A A	A A	A A	A
	0010	 D	A D	A	A	A	A	A	A	A	A	A	A	A	A
	0100	 D	D	D	A	A	A	A	A	A	A	A	A	A	A
	0100	D	D	D	D	A	A	A	A	A	A	A	A	A	A
	0110	D	D	D	D	D	A	A	A	A	A	A	A	A	A
	0111	D	D	D	D	D	D	А	А	А	А	А	А	А	А
	1000	D	D	D	D	D	D	D	А	А	А	А	А	А	А
	1001	D	D	D	D	D	D	D	D	А	А	А	А	А	Α
	1010	D	D	D	D	D	D	D	D	D	А	А	А	А	А
	1011	D	D	D	D	D	D	D	D	D	D	А	А	А	А
	1100	D	D	D	D	D	D	D	D	D	D	D	А	А	А
	1101	D	D	D	D	D	D	D	D	D	D	D	D	А	А
	1110	D	D	D	D	D	D	D	D	D	D	D	D	D	А
	1111	D	D	D	D	D	D	D	D	D	D	D	D	D	D
					D = Digit										

Legend: A = Analog input, D = Digital I/O

Note: AN5 through AN7 are only available on the 40-pin product variant (PIC16F747 and PIC16F777).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 12-3: ADCON2: A/D CONTROL REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	—	ACQT2	ACQT1	ACQT0	_	_	—
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

- bit 5-3 ACQT<2:0>: A/D Acquisition Time Select bits
 - $000 = 0^{(1)}$ 001 = 2 TAD 010 = 4 TAD 011 = 6 TAD 100 = 8 TAD 101 = 12TAD 110 = 16 TAD 111 = 20 TAD
 - **Note 1:** If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.



Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and VSS) or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF-/CVREF pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 12-1. The value in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ ADRESL registers will contain unknown data after a Power-on Reset.


After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 12.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time <u>can be</u> programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to do an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)

FIGURE 12-1: A/D BLOCK DIAGRAM

- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set PEIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0 register)
- 5. Wait for A/D conversion to complete, by either:
 Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.



12.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 12-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 12-2. **The maximum recommended impedance for analog sources is 2.5 k** Ω . As the impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 12-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).


EQUATION 12-1: ACQUISITION TIME

TACQ	= Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
Tc Tacq	= TAMP + TC + TCOFF = $2 \mu s + TC + [(Temperature -25^{\circ}C)(0.05 \mu s/^{\circ}C)]$ = CHOLD (RIC + RSS + RS) In(1/2047) = -120 pF (1 k Ω + 7 k Ω + 10 k Ω) In(0.0004885) = 16.47 μs = $2 \mu s + 16.47 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$ = 19.72 μs

Note 1: The reference voltage (VREF) has no effect on the equation since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.
- **4:** After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.

FIGURE 12-2: ANALOG INPUT MODEL



12.2 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

12.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The seven possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal A/D module, RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 12-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

AD Clo	ck Source (TAD)	Maximum Device Frequency
Operation	ADCS2:ADCS1:ADCS0	Max.
2 Tosc	000	1.25 MHz
4 Tosc	100	2.5 MHz
8 Tosc	001	5 MHz
16 Tosc	101	10 MHz
32 Tosc	010	20 MHz
64 Tosc	110	20 MHz
RC ^(1, 2, 3)	x11	(Note 1)

TABLE 12-1: TAD VS. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (F))

Note 1: The RC source has a typical TAD time of 4 μ s but can vary between 2-6 μ s.

2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for Sleep operation.

3: For extended voltage devices (LF), please refer to Section 18.0 "Electrical Characteristics".

12.4 Operation in Power Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power managed mode.

If the A/D is expected to operate while the device is in a power managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the power managed mode clock that will be used. After the power managed mode is entered (either of the Power Managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power managed mode clock source until the conversion has been completed.

If the power managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires the A/D RC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode.

12.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input, but not as an analog input, may cause the digital input buffer to consume current that is out of the device's specification.

12.6 A/D Conversions

Figure 12-3 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 12-4 shows the operation of the A/D converter after the GO bit has been set, the ACQT2:ACQT0 bits are set to '010' and a 4 TAD acquisition time is selected before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

FIGURE 12-3: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)





FIGURE 12-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



12.7 A/D Operation During Sleep

The A/D module can operate during Sleep mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from Sleep. If the A/D interrupt is not enabled, the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in Sleep, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in Sleep, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

12.8 Effects of a Reset

A device Reset forces all registers to their Reset state. The A/D module is disabled and any conversion in progress is aborted. All A/D input pins are configured as analog inputs.

The ADRES register will contain unknown data after a Power-on Reset.

12.9 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and an appropriate acquisition time should pass before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module but will still reset the Timer1 counter.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	OSFIF	CMIF	LVDIF	_	BCLIF	_	CCP3IF	CCP2IF	000- 0-00	000- 0-00
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	OSFIE	CMIE	LVDIE	_	BCLIE	_	CCP3IE	CCP2IE	000- 00	000- 00
1Eh	ADRES	A/D Resu	It Registe	er						XXXX XXXX	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON	0000 0000	0000 0000
9Fh	ADCON1	ADFM	ADCS2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 000	0000 0000
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xx0x 0000	uu0u 0000
85h	TRISA	—	—	PORTA I	Data Directio	n Registe	11 1111	11 1111			
09h	PORTE ⁽²⁾	—	—	—	—	—	RE2	RE1	RE0	x000	x000
89h	TRISE ⁽²⁾	IBF	OBF	IBOV	PSPMODE	(3)	PORTE Da	ta Directio	n bits	0000 1111	0000 1111

TABLE 12-2: SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F737/767 devices; always maintain these bits clear.

2: These registers are reserved on the PIC16F737/767 devices.

3: RE3 is an input only. The state of the TRISE3 bit has no effect and will always read '1'.

13.0 COMPARATOR MODULE


The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with I/O port pins RA0 through RA3, while the outputs are multiplexed to pins RA4 and RA5. The on-chip voltage reference (Section 14.0 "Comparator Voltage Reference Module") can also be an input to the comparators. The CMCON register (Register 13-1) controls the comparator input and output multiplexers. A block diagram of the various comparator configurations is shown in Figure 13-1.

LN 13-1.		LOISTEN						
	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1
	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0
	bit 7							bit 0
bit 7	C2OUT : Co	omparator 2	Output bit					
	When C2IN							
	-	+ > C2 VIN- + < C2 VIN-						
	When C2IN	-						
		+ < C2 VIN-						
	0 = C2 VIN	+ > C2 VIN-						
bit 6	C10UT : Co	omparator 1	Output bit					
	When C1IN							
		+ > C1 VIN- + < C1 VIN-						
	$\frac{0}{\text{When C1IN}}$							
		<u>•• – ⊥.</u> + < C1 Vin-						
		+ > C1 VIN-						
bit 5	C2INV: Co	mparator 2 C	Output Inver	sion bit				
		put inverted						
	-	put not inver						
bit 4		mparator 1 C	Dutput Inver	sion bit				
		put inverted	tod					
bit 3	-	put not inver						
DIL 3	•	arator Input 2:CM0 = 110						
		$\frac{1}{1}$ - connects t						
		I- connects t						
		I- connects t						
h it 0 0		- connects t						
bit 2-0		Comparato		modee and		hit oottingo		
	Figure 13-	1 shows the	Comparator	moues and		on settings.		
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unin	nplemented	bit, read as	'0'
	- n = Value	at POR	'1' = B	it is set		s cleared	x = Bit is u	
		-						-

13.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select these modes. Figure 13-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in the Electrical Specifications (Section 18.0 "Electrical Characteristics").

Note: Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.




13.2 Comparator Operation

A single comparator is shown in Figure 13-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 13-2 represent the uncertainty due to input offsets and response time.

13.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator operating mode. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 13-2).



13.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator(s).

13.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 14.0 "Comparator Voltage Reference Module" contains a detailed description of the comparator voltage reference module that provides this signal. The internal reference signal is used when comparators are in mode CM<2:0> = 110 (Figure 13-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

13.4 Comparator Response Time

Response time is the minimum time after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Section 18.0 "Electrical Characteristics").

13.5 Comparator Outputs


The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RA4 and RA5 I/O pins. When enabled, multiplexors in the output path of the RA4 and RA5 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 13-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA4 and RA5 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<4:5>).

- Note 1: When reading the Port register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.
 - **3:** RA4 is an open collector I/O pin. When used as an output, a pull-up resistor is required.






13.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR registers) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it ('0'). Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE registers) and the PEIE bit (INTCON register) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.



The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

13.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode when enabled. While the comparator is powered up, higher Sleep currents than shown in the power-down current specification will occur. Each operational comparator will consume additional current as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM<2:0> = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

13.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator module to be in the Comparator Off mode, CM<2:0> = 111. This ensures compatibility to the PIC16F87X devices.

13.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 13-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.




TABLE 13-1:	REGISTERS ASSOCIATED WITH COMPARATOR MODULE
-------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
9Ch	CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	0000 0111
9Dh	CVRCON	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0	000- 0000	000- 0000
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
0Dh	PIR2	OSFIF	CMIF	LVDIF	_	BCLIF	—	CCP3IF	CCP2IF	000- 0-00	000- 0-00
8Dh	PIE2	OSFIE	CMIE	LVDIE	_	BCLIE	—	CCP3IE	CCP2IE	000- 0-00	000- 0-00
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xx0x 0000	uu0u 0000
85h	TRISA	TRISA7	TRISA6	PORTA D	ata Direc	tion Regis	1111 1111	1111 1111			

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

NOTES:

14.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference generator is a 16-tap resistor ladder network that provides a fixed voltage reference when the comparators are in mode '110'. A programmable register controls the function of the reference generator. Register 14-1 lists the bit functions of the CVRCON register.

As shown in Figure 14-1, the resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The comparator reference supply voltage (also referred to as CVRSRC) comes directly from VDD. It should be noted, however, that the voltage at the top of the ladder is CVRSRC – VSAT, where VSAT is the saturation voltage of the power switch transistor. This reference will only be as accurate as the values of CVRSRC and VSAT.

The output of the reference generator may be connected to the RA2/AN2/VREF-/CVREF pin. This can be used as a simple D/A function by the user if a very high-impedance load is used. The primary purpose of this function is to provide a test path for testing the reference generator function.

REGISTER 14-1: CVRCON CONTROL REGISTER (ADDRESS 9Dh)

	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0			
	bit 7							bit 0			
bit 7	CVREN: C	omparator V	oltage Refe	rence Enabl	e bit						
		circuit powe circuit powe									
bit 6	CVROE: C	omparator V	REF Output	Enable bit							
	1 = CVREF voltage level is output on RA2/AN2/VREF-/CVREF pin0 = CVREF voltage level is disconnected from RA2/AN2/VREF-/CVREF pin										
bit 5	CVRR: Co	mparator VR	EF Range S	election bit							
		75 CVRSRC, v VRSRC to 0.7		•		e					
bit 4	Unimplem	ented: Read	d as '0'								
bit 3-0	CVR3:CVF	RO: Compara	tor VREF Va	lue Selectio	n bits $0 \le VF$	R3:VR0 ≤ 15	5				
	<u>When CVR</u> CVREF = (0	<u>R = 1:</u> 2VR<3:0>/24	I) ● (CVRSR	C)							
	When CVR CVREF = 1/	<u>R = 0:</u> ∕4 ● (CVRSR0	c) + (CVR3:0	CVR0/32) •	(CVrsrc)						
	Legend:										
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	0'			
	-n = Value	at POR	'1' = Bi	t is set	'0' = Bit is	s cleared	x = Bit is u	nknown			






TABLE 14-1:	REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE
-------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
9Dh	CVRCON	CVREN	CVROE	CVRR	—	CVR3	CVR2	CVR1	CVR0	000- 0000	000- 0000
9Ch	CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	0000 0111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used with the comparator voltage reference.

15.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection:

- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
 - Low-Voltage Detect (LVD)
- Interrupts
- Watchdog Timer (WDT)
- Two-Speed Start-up
- Fail-Safe Clock Monitor
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in Reset while the power supply stabilizes and is enabled or disabled using a configuration bit. With these two timers on-chip, most applications need no external Reset circuitry. Sleep mode is designed to offer a very low current power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer Wake-up or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. Configuration bits are used to select the desired oscillator mode.

Additional information on special features is available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

15.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory locations 2007h and 2008h.

The user will note that address 2007h is beyond the user program memory space which can be accessed only during programming.

		U-1 U-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
	CPMX DEBUG		BORV1	BORV0	BOREN	MCLRE	Fosc2	PWRTEN	WDTEN	Fosc1	Fosc
bit 13											bit (
bit 13	CP: Flash Progra	am Memorv	Code P	rotection	bits						
	1 = Code protect	-			5110						
	0 = 0000h to 1FF		otected fo	or PIC16	767/777	and 0000)h to 0FF	Fh for PIC	16F737/74	47 (all pr	otected
bit 12	CCPMX: CCP2	Multiplex bit	t								
	1 = CCP2 is on F 0 = CCP2 is on F										
bit 11	DEBUG: In-Circo	uit Debugge	er Mode l	oit							
	1 = In-circuit deb 0 = In-circuit deb										
bit 10-9	Unimplemented	d: Read as '	1'								
bit 8-7	BORV<1:0>: Bro	own-out Re	set Volta	ge bits							
	11 = VBOR set to 10 = VBOR set to 01 = VBOR set to 00 = VBOR set to	o 2.7V o 4.2V									
bit 6	BOREN: Brown-	-out Reset E	Enable bi	t							
	BOREN combine	es with BOF	RSEN to	control w	hen BO	R is enabl	led and	how it is co	ntrolled.		
	BOREN:BORSE 11 = BOR enable 10 = BOR enable 01 = BOR contro 00 = BOR disable	ed and alwa ed during o olled by soft	peration						-8), bit 2)		
bit 5	MCLRE: MCLR/	VPP/RE3 Pi	n Functi	on Selec	t bit						
	$1 = \frac{MCLR}{VPP/R}$ 0 = MCLR/VPP/R				ut only, N	ICLR gate	ed to '1'				
bit 3	PWRTEN: Powe	er-up Timer	Enable b	oit							
	1 = PWRT disab 0 = PWRT enabl										
bit 2	WDTEN: Watcho	dog Timer E	nable bi	t							
	1 = WDT enable 0 = WDT disable										
bit 4, 1-0	Fosc2:Fosc0: C	Dscillator Se	lection b	its							
	111 = EXTRC os 110 = EXTRC os 101 = INTRC os 100 = INTRC os 011 = EXTCLK; 010 = HS oscilla 001 = XT oscilla 000 = LP oscillat	scillator; po cillator; CLł cillator; port port I/O fun ator tor	rt I/O fun (O functi t I/O func	ction on on on OS ction on C	OSC2/C SC2/CLK DSC1/CL	_KO/RA6 O/RA6 a KI/RA7 a	nd port l			1/CLKI/F	RA7
	Legend:										
	R = Readable bi	it	W =	Writable	e bit	U = U	nimplem	nented bit, i	read as '0)'	

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGIST	FER 1	5-2: 0	CONFIGURATION WORD REGISTER 2 (ADDRESS 2008h)											
U-1	U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1	
—	_	—	—	—	_		BORSEN	—		_	—	IESO	FCMEN	
bit 13													bit 0	
bit 13-7 bit 6	Unimplemented: Read as '1' BORSEN: Brown-out Reset Software Enable bit Refer to Configuration Word Register 1, bit 6 for the function of this bit.													
bit 5-2 bit 1	Unimplemented: Read as '1' IESO: Internal External Switch Over bit 1 = Internal External Switch Over mode enabled													
bit 0	 0 = Internal External Switch Over mode disabled FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled 													
	Legend:													
	R = F	Readabl	e bit		W = V	Writable	e bit	U = Uni	mpleme	nted bit, i	read as '	0'		
	-n = '	Value at	POR		'1' =	Bit is se	t	'0' = Bit	is cleare	ed	x = Bit is	s unknov	vn	

15.2 Reset

The PIC16F7X7 differentiates between various kinds of Reset:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- WDT Reset during normal operation
- WDT Wake-up during Sleep
- Brown-out Reset (BOR)

Some registers are not affected in any Reset condition. Their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset (POR), on the MCLR and WDT Reset, on MCLR Reset during Sleep and Brownout Reset (BOR). They are not affected by a WDT wake-up which is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different Reset situations, as indicated in Table 15-3. These bits are used in software to determine the nature of the Reset. Upon a POR, BOR or wake-up from Sleep, the CPU requires approximately 5-10 µs to become ready for code execution. This delay runs in parallel with any other timers. See Table 15-4 for a full description of Reset states of all registers.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 15-1.




FIGURE 15-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

15.3 MCLR


PIC16F7X7 devices have a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

The behavior of the ESD protection on the $\overline{\text{MCLR}}$ pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both $\overline{\text{MCLR}}$ and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the $\overline{\text{MCLR}}$ pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 15-2, is suggested.

The MCLR/VPP/RE3 pin can be configured for MCLR (default) or as an input pin (RE3). This is configured through the MCLRE bit in Configuration Word Register 1.





15.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V-1.7V). To take advantage of the POR, tie the $\overline{\text{MCLR}}$ pin to VDD, as described in **Section 15.3 "MCLR**". A maximum rise time for VDD is specified. See **Section 18.0 "Electrical Characteristics"** for details.

When the device starts normal operation (exits the Reset condition), device operating parameters (volt-age, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met. For more information, see Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

15.5 Power-up Timer (PWRT)

The Power-up Timer (PWRT) of the PIC16F7X7 is a counter that uses the INTRC oscillator as the clock input. This yields a count of 72 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC and will vary from chip-to-chip due to temperature and process variation. See DC parameter #33 for details.

The PWRT is enabled by clearing configuration bit PWRTEN.

15.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycles (from OSC1 input) delay after the PWRT delay is over (if enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from Sleep.

15.7 Brown-out Reset (BOR)

Three configuration bits (BOREN – Configuration Word Register 1, bit 6; BORSEN – Configuration Word Register 2, bit 6; SBOREN – PCON, bit 2) together disable or enable the Brown-out Reset circuit in one of its three operating modes.

If VDD falls below VBOR (defined by BORV<1:0> bits in Configuration Word Register 1) for longer than TBOR (parameter #35, about 100 μ s), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a Reset may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer (if enabled) will keep the device in Reset for TPWRT (parameter #33, about 72 ms). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR with the Power-up Timer Reset. Unlike previous PIC16 devices, the PWRT is no longer automatically enabled when the Brown-out Reset circuit is enabled. The PWRTEN and BOREN configuration bits are independent of each other.

15.8 Low-Voltage Detect

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks" before the device voltage exits the valid operating range. This can be done using the Low-Voltage Detect module.

This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower then the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source.

The Low-Voltage Detect circuitry is completely under software control. This allows the circuitry to be turned off by the software which minimizes the current consumption for the device.


Figure 15-3 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at

time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shut down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. The difference, TB - TA, is the total time for shutdown.


The block diagram for the LVD module is shown in Figure 15-4. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.

Each node in the resistor divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the 1.2V internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 15-4). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).










The LVD module has an additional feature that allows the user to supply the sense voltage to the module from an external source. This mode is enabled when bits LVDL3:LVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, LVDIN (Figure 15-5). This gives users flexibility because it allows them to configure the Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.



15.9 Control Register

The Low-Voltage Detect Control register controls the operation of the Low-Voltage Detect circuitry.

REGISTER 15-3: LVDCON REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
—	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5 IRVST: Internal Reference Voltage Stable Flag bit

- 1 = Indicates that the Low-Voltage Detect logic will generate the interrupt flag at the specified voltage range
- 0 = Indicates that the Low-Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled

bit 4 LVDEN: Low-Voltage Detect Power Enable bit

- 1 = Enables LVD, powers up LVD circuit
- 0 = Disables LVD, powers down LVD circuit

bit 3-0 LVDL3:LVDL0: Low-Voltage Detection Limit bits

- 1111 = External analog input is used (input comes from the LVDIN pin)
- 1110 = 4.50V-4.78V 1101 = 4.20V-4.46V 1100 = 4.00V-4.26V
- 1011 = 3.80V-4.04V
- 1010 = 3.60V-3.84V
- 1001 = 3.50V-3.72V
- 1000 = 3.30V-3.52V
- 0111 = 3.00V-3.20V
- 0110 = 2.80V-2.98V
- 0101 = 2.70V-2.86V
- 0100 = 2.50V-2.66V
- 0011 = 2.40V-2.55V
- 0011 = 2.40V = 2.33V0010 = 2.20V - 2.34V
- 0001 = Reserved
- 0000 = Reserved
 - **Note:** LVDL3:LVDL0 modes which result in a trip point below the valid operating voltage of the device are not tested.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

15.10 Operation


Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods where the voltage is checked. After doing the check, the LVD module may be disabled.

Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to set up the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVDCON register) which selects the desired LVD trip point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- 5. Clear the LVD interrupt flag, which may have falsely become set, until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 15-6 shows typical waveforms that the LVD module may be used to detect.



15.10.1 REFERENCE VOLTAGE SET POINT

The internal reference voltage of the LVD module may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low-voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low-voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 15-6.

15.10.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

15.11 Operation During Sleep

When enabled, the LVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

15.12 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the LVD module to be turned off.

Note:	If the LVD is enabled and the BOR module is not enabled, the band gap will require a	
	start-up time of no more than 50 μ s before the band gap reference is stable. Before	
	enabling the LVD interrupt, the user	
	should ensure that the band gap reference	
	voltage is stable by monitoring the IRVST	
	bit in the LVDCON register. The LVD could	
	cause erroneous interrupts before the	
	band gap is stable.	

15.13 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of Reset.

If MCLR is kept low long enough, all delays will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F7X7 device operating in parallel.

Table 15-3 shows the Reset conditions for the Status, PCON and PC registers, while Table 15-4 shows the Reset conditions for all the registers.

15.14 Power Control/Status Register (PCON)

The Power Control/Status register, PCON, has two bits to indicate the type of Reset that last occurred.

Bit 0 is Brown-out Reset Status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if bit BOR cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the BOR bit is unpredictable.

Bit 1 is Power-on Reset Status bit, POR. It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

Oppillator Configuration	Powe	er-up	Brown-out Reset		Wake-up from	
Oscillator Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	Sleep	
XT, HS, LP	TPWRT + 1024 • Tosc	1024 • Tosc	TPWRT + 1024 • Tosc	1024 • Tosc	1024 • Tosc	
EXTRC, INTRC	TPWRT	5-10 μs (1)	TPWRT	5-10 μs (1)	5-10 μs ⁽¹⁾	
T1OSC	_	—	—	—	5-10 μs ⁽¹⁾	

TABLE 15-1: TIME-OUT IN VARIOUS SITUATIONS

Note 1: CPU start-up is always invoked on POR, BOR and wake-up from Sleep. The 5 μs-10 μs delay is based on a 1 MHz system clock.

TABLE 15-2: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD		
0	х	1	1	Power-on Reset	
0	x	0	х	Illegal, TO is set on POR	
0	x	х	0	Illegal, PD is set on POR	
1	0	1	1	Brown-out Reset	
1	1	0	1	WDT Reset	
1	1	0	0	WDT Wake-up	
1	1	u	u	MCLR Reset during normal operation	
1	1	1	0	MCLR Reset during Sleep or Interrupt Wake-up from Sleep	

Legend: u = unchanged, x = unknown

TABLE 15-3: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during Sleep	000h	0001 0uuu	uu
WDT Reset	000h	0000 luuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuul Ouuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 15-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset	Wake-up via WDT or Interrupt
W	xxxx xxxx	uuuu uuuu	<u>uuuu</u> uuuu
INDF	N/A	N/A	N/A
TMR0	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	0000h	0000h	PC + 1 ⁽²⁾
STATUS	0001 1xxx	000q quuu (3)	uuuq quuu ⁽³⁾
FSR	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	xx0x 0000	uu0u 0000	uuuu uuuu
PORTB	xx00 0000	uu00 0000	uuuu uuuu
PORTC	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTD	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTE (PIC16F737/767)	x	u	u
PORTE (PIC16F747/777)	x000	u000	uuuu
PCLATH	0 0000	0 0000	u uuuu
INTCON	0000 000x	0000 000u	uuuu uuuu ⁽¹⁾
PIR1	0000 0000	0000 0000	uuuu uuuu ⁽¹⁾
PIR2	000- 0-00	000-0-00	uuu- u-uu
TMR1L	xxxx xxxx	uuuu uuuu	սսսս սսսս
TMR1H	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	-000 0000	-uuu uuuu	-uuu uuuu
TMR2	0000 0000	0000 0000	uuuu uuuu
T2CON	-000 0000	-000 0000	-uuu uuuu
SSPBUF	XXXX XXXX	uuuu uuuu	uuuu uuuu
SSPCON	0000 0000	0000 0000	uuuu uuuu
SSPCON2	0000 0000	0000 0000	uuuu uuuu
CCPR1L	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCPR1H	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	00 0000	00 0000	uu uuuu
CCP2CON	00 0000	00 0000	uu uuuu
CCP3CON	00 0000	00 0000	uuuu uuuu
CCPR2L	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR2H	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCPR3L	xxxx xxxx	սսսս սսսս	uuuu uuuu
CCPR3H	xxxx xxxx	uuuu uuuu	սսսս սսսս
RCSTA	0000 000x	x000 0000x	uuuu uuuu
TXREG	0000 0000	0000 0000	սսսս սսսս
RCREG	0000 0000	0000 0000	սսսս սսսս
ADRESH	XXXX XXXX	uuuu uuuu	uuuu uuuu
ADCON0	0000 0000	0000 0000	սսսս սսսս
OPTION	1111 1111	1111 1111	<u>uuuu</u> uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear

Note 1: One or more bits in INTCON, PIR1 and PR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 15-3 for Reset value for specific condition.

Register	Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset	Wake-up via WDT or Interrupt
TRISA	1111 1111	1111 1111	սսսս սսսս
TRISB	1111 1111	1111 1111	սսսս սսսս
TRISC	1111 1111	1111 1111	սսսս սսսս
TRISD	1111 1111	1111 1111	uuuu uuuu
TRISE (PIC16F737/767)	1	u	1
TRISE (PIC16F747/777)	0000 1111	0000 1111	uuuu uuuu
PIE1	0000 0000	0000 0000	-uuu uuuu
PIE2	000- 0-00	000-0-00	uuu- u-uu
PCON	lqq	uuu	uuu
OSCCON	-000 1000	-000 1000	-uuu uuuu
OSCTUNE	00 0000	00 0000	uu uuuu
PR2	1111 1111	1111 1111	1111 1111
SSPADD	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	0000 0000	0000 0000	uuuu uuuu
TXSTA	0000 -010	0000 -010	uuuu -ulu
SPBRG	0000 0000	0000 0000	uuuu uuuu
CMCON	0000 0111	0000 0111	uuuu uuuu
CVRCON	000- 0000	000- 0000	uuu- uuuu
WDTCON	0 1000	0 1000	u uuuu
ADRESL	XXXX XXXX	uuuu uuuu	uuuu uuuu
ADCON1	0000 0000	0000 0000	uuuu uuuu
ADCON2	00 0	00 0	uuuu uuuu
PMDATA	xxxx xxxx	uuuu uuuu	uuuu uuuu
PMADR	xxxx xxxx	uuuu uuuu	uuuu uuuu
PMDATH	xx xxxx	uu uuuu	uu uuuu
PMADRH	xxxx	uuuu	uuuu
PMCON1	0	u	u
LVDCON	00 0101	00 0101	uu uuuu

TABLE 15-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear

Note 1: One or more bits in INTCON, PIR1 and PR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 15-3 for Reset value for specific condition.

FIGURE 15-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH PULL-UP RESISTOR)




FIGURE 15-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH RC NETWORK): CASE 1






FIGURE 15-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH RC NETWORK): CASE 2







15.15 Interrupts

The PIC16F7X7 has up to 17 sources of interrupt. The Interrupt Control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set regard-
	less of the status of their corresponding
	mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on Reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register. The peripheral interrupt flags are contained in the Special Function Register, PIR1. The corresponding interrupt enable bits are contained in Special Function Register, PIE1 and the peripheral interrupt enable bit is contained in Special Function Register, INTCON.

When an interrupt is serviced, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends on when the interrupt event occurs relative to the current Q cycle. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit, PEIE bit or the GIE bit.




FIGURE 15-11: INTERRUPT LOGIC

15.15.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge-triggered, either rising if bit INTEDG (OPTION<6>) is set or falling if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit, INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before reenabling this interrupt. The INT interrupt can wake-up the processor from Sleep if bit INTE was set prior to going into Sleep. The status of global interrupt enable bit, GIE, decides whether or not the processor branches to the interrupt vector following wake-up. See **Section 15.18 "Power-down Mode (Sleep)"** for details on Sleep mode.

15.15.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit, TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>), see **Section 6.0 "Timer0 Module"**.

15.15.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<4>), see Section 2.2 "Data Memory Organization".

15.16 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W, Status registers).

Since the upper 16 bytes of each bank are common in the PIC16F7X7 devices, temporary holding registers W_TEMP, STATUS_TEMP and PCLATH_TEMP should be placed in here. These 16 locations don't require banking and therefore, make it easier for context save and restore. The same code shown in Example 15-1 can be used.

EXAMPLE 15-1: SAVING STATUS AND W REGISTERS IN RAM

MOVWF SWAPF	W_TEMP STATUS, W	;Copy W to TEMP register ;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:		
:(ISR)		;Insert user code here
:		
SWAPF	STATUS_TEMP, W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP, F	;Swap W_TEMP
SWAPF	W_TEMP, W	;Swap W_TEMP into W

15.17 Watchdog Timer (WDT)

For PIC16F7X7 devices, the WDT has been modified from previous PIC16 devices. The new WDT is code and functionally backward compatible with previous PIC16 WDT modules, and allows the user to have a scaler value for the WDT and TMR0 at the same time. In addition, the WDT time-out value can be extended to 268 seconds, using the prescaler with the postscaler when PSA is set to '1'.

15.17.1 WDT OSCILLATOR

The WDT derives its time base from the 31.25 kHz INTRC; therefore, the accuracy of the 31.25 kHz will be the same accuracy for the WDT time-out period.

The value of WDTCON is '---0 1000' on all Resets. This gives a nominal time base of 16.38 ms, which is compatible with the time base generated with previous PIC16 microcontroller versions.

Note:	When the OST is invoked, the WDT is held
	in Reset because the WDT ripple counter
	is used by the OST to perform the oscilla-
	tor delay count. When the OST count has
	expired, the WDT will begin counting (if
	enabled).

A new prescaler has been added to the path between the internal RC and the multiplexors used to select the path for the WDT. This prescaler is 16 bits and can be programmed to divide the internal RC by 128 to 65536, giving the time base used for the WDT a nominal range of 1 ms to 2.097s.

15.17.2 WDT CONTROL

The WDTEN bit is located in Configuration Word Register 1 and when this bit is set, the WDT runs continuously.

The SWDTEN bit is in the WDTCON register. When the WDTEN bit in the Configuration Word Register 1 is set, the SWDTEN bit has no effect. If WDTEN is clear, then the SWDTEN bit can be used to enable and disable the WDT. Setting the bit will enable it and clearing the bit will disable it.

The PSA and PS<2:0> bits (OPTION_REG) have the same function as in previous versions of the PIC16 family of microcontrollers.






TABLE 15-5: PRESCALER/POSTSCALER BIT STATUS

Conditions	Prescaler	Postscaler (PSA = 1)
WDTEN = 0		
CLRWDT command	Cleared	Cleared
Osc Fail detected	Cleared	Cleared
Exit Sleep + System Clock = T1OSC, EXTRC, INTRC, EXTCLK		
Exit Sleep + System Clock = XT, HS, LP	Cleared at end of OST	Cleared at end of OST

REGISTER 15-4: WDTCON REGISTER

U-0	U-0	U-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0
—	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN
bit 7							bit 0

- bit 7-5 Unimplemented: Read as '0'
- bit 4-1 WDTPS<3:0>: Watchdog Timer Period Select bits
 - 0000 = 1:32 prescale rate
 - 0001 = 1:64 prescale rate
 - 0010 = 1:128 prescale rate
 - 0011 = 1:256 prescale rate
 - 0100 = 1:512 prescale rate
 - 0101 = 1:1024 prescale rate
 - 0110 = 1:2048 prescale rate
 - 0111 = 1:4096 prescale rate
 - 1000 = 1:8192 prescale rate
 - 1001 = 1:16394 prescale rate
 - 1010 = 1:32768 prescale rate
 - 1011 = 1:65536 prescale rate
 - 1100 = 1:1 prescale rate

bit 0 **SWDTEN:** Software Enable/Disable for Watchdog Timer bit⁽¹⁾

- 1 = WDT is turned on
- 0 = WDT is turned off
 - **Note 1:** If WDTEN configuration bit = 1, then WDT is always enabled irrespective of this control bit. If WDTEN configuration bit = 0, then it is possible to turn WDT on/off with this control bit.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 15-6: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
81h, 181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
	Configuration bits	BORV0	BOREN	MCLRE	Fosc2	PWRTEN	WDTEN	Fosc1	Fosc0	uuuu uuuu	uuuu uuuu
105h	WDTCON	_	_	_	WDTPS3	WDTPS2	WSTPS1	WDTPS0	SWDTEN	0 1000	0 1000

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 15-1 for operation of these bits.

15.17.3 TWO-SPEED CLOCK START-UP MODE

Two-Speed Start-up minimizes the latency between oscillator start-up and code execution that may be selected with the IESO (Internal/External Switch Over) bit in Configuration Word Register 2. This mode is achieved by initially using the INTRC for code execution until the primary oscillator is stable.

If this mode is enabled and any of the following conditions exist, the system will begin execution with the INTRC oscillator. This results in almost immediate code execution with a minimum of delay.

- POR and after the Power-up Timer has expired (if <u>PWRTEN</u> = 0)
- or following a wake-up from Sleep
- or a Reset, when running from T1OSC or INTRC (after a Reset, SCS<1:0> are always set to '00').

Note:	Following any Reset, the IRCF bits are zeroed and the frequency selection is forced to 31.25 kHz. The user can modify the IRCF bits to select a higher internal
	oscillator frequency.

If the primary oscillator is configured to be anything other than XT, LP or HS, then Two-Speed Start-up is disabled because the primary oscillator will not require any time to become stable after POR or an exit from Sleep.

If the IRCF bits of the OSCCON register are configured to a non-zero value prior to entering Sleep mode, the secondary system clock frequency will come from the output of the INTOSC. The IOFS bit in the OSCCON register will be clear until the INTOSC is stable. This will allow the user to determine when the internal oscillator can be used for time critical applications. Checking the state of the OSTS bit will confirm whether the primary clock configuration is engaged. If not, the OSTS bit will remain clear.

When the device is auto-configured in INTRC mode following a POR or wake-up from Sleep, the rules for entering other oscillator modes still apply, meaning the SCS<1:0> bits in OSCCON can be modified before the OST time-out has occurred. This would allow the application to wake-up from Sleep, perform a few instructions using the INTRC as the clock source and go back to Sleep without waiting for the primary oscillator to become stable.

Note: Executing a SLEEP instruction will abort the oscillator start-up time and will cause the OSTS bit to remain clear.

15.17.3.1 Two-Speed Start-up Sequence

- 1. Wake-up from Sleep, Reset or POR.
- OSCON bits configured to run from INTRC (31.25 kHz).
- Instructions begin execution by INTRC (31.25 kHz).
- 4. OST enabled to count 1024 clock cycles.
- 5. OST timed out, wait for falling edge of INTRC.
- 6. OSTS is set.
- 7. System clock held low for eight falling edges of new clock (LP, XT or HS).
- 8. System clock is switched to primary source (LP, XT or HS).

The software may read the OSTS bit to determine when the switch over takes place so that any software timing edges can be adjusted.





FIGURE 15-13: TWO-SPEED START-UP

15.17.4 FAIL-SAFE OPTION

The Fail-Safe Clock Monitor (FSCM) is designed to allow the device to continue to operate even in the event of an oscillator failure.



The FSCM function is enabled by setting the FCMEN bit in Configuration Word Register 2.

In the event of an oscillator failure, the FSCM will generate an oscillator fail interrupt and will switch the system clock over to the internal oscillator. The system will continue to come from the internal oscillator until the Fail-Safe condition is exited. The Fail-Safe condition is exited with either a Reset, the execution of a SLEEP instruction or a write to the SCS bits of a different value.

The frequency of the internal oscillator will depend upon the value contained in the IRCF bits. Another clock source can be selected via the IRCF and the SCS bits of the OSCCON register.

FIGURE 15-15: FSCM TIMING DIAGRAM

The FSCM sample clock is generated by dividing the INTRC clock by 64. This will allow enough time between FSCM sample clocks for a system clock edge to occur.

On the rising edge of the postscaled clock, the monitoring latch (CM = 0) will be cleared. On a falling edge of the primary or secondary system clock, the monitoring latch will be set (CM = 1). In the event that a falling edge of the postscaled clock occurs and the monitoring latch is not set, a clock failure has been detected.


While in Fail-Safe mode, a Reset will exit the Fail-Safe condition. If the primary clock source is configured for a crystal, the OST timer will wait for the 1024 clock cycles for the OST time-out and the device will continue running from the internal oscillator until the OST is complete. A SLEEP instruction, or a write to the SCS bits (where SCS bits do not = 00), can be performed to put the device into a low-power mode.

If Reset occurs while in Fail-Safe mode and the primary clock source is EC or RC, then the device will immediately switch back to EC or RC mode.

Note:	Two-Speed		art-u	p is	aut	tomatically	
	enabled w	hen	the	Fail-S	afe	option	is
	enabled.						

15.17.4.1 Fail-Safe in Low-Power Mode

A change of SCS<1:0> or the SLEEP instruction will end the Fail-Safe condition. The system clock will default to the source selected by the SCS bits, which is either T1OSC, INTRC or none (Sleep mode). However, the FSCM will continue to monitor the system clock. If the secondary clock fails, the device will immediately switch to the internal oscillator clock. If OSFIE is set, an interrupt will be generated.



15.17.4.2 FSCM and the Watchdog Timer

When a clock failure is detected, SCS<1:0> will be forced to '10' which will reset the WDT (if enabled).

15.17.4.3 POR or Wake from Sleep

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary system clock is EC, RC or INTRC modes, monitoring can begin immediately following these events.

For oscillator modes involving a crystal or resonator (HS, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FSCM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the system clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTR returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR or wake from Sleep, will also prevent the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

15.18 Power-down Mode (Sleep)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit (Status<3>) is cleared, the \overline{TO} (Status<4>) bit is set and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are high-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The T0CKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

15.18.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a peripheral interrupt.

External MCLR Reset will cause a device Reset. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the Status register can be used to determine the cause of the device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. CCP Capture mode interrupt.
- 3. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 4. SSP (Start/Stop) bit detect interrupt.
- 5. SSP transmit or receive in Slave mode (SPI/I²C).
- 6. A/D conversion (when A/D clock source is RC).
- 7. EEPROM write operation completion.
- 8. Comparator output changes state.
- 9. USART RX or TX (Synchronous Slave mode).

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

15.18.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt occurs **during or after** the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 15-16: WAKE-UP FROM SLEEP THROUGH INTERRUPT

Q1 Q2 Q3 Q4 Q1 Q2	Q3 Q4 Q1	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
СLКО ⁽⁴⁾	Tost ⁽²⁾	/		\^	/
INT pin		1	I I		
			Interrupt Latency		
(INTCON<1>)			(Note 2)		
GIE bit (INTCON<7>)	Processor in				
	Sleep	•	I I	· ·	i
INSTRUCTION FLOW		1	I I		1
PC X PC X PC+	1 X PC+2	X PC+2	X PC + 2	X 0004h	(0005h
Instruction Fetched { Inst(PC) = Sleep Inst(PC)	C + 1)	Inst(PC + 2)	I I I	Inst(0004h)	Inst(0005h)
Instruction { Inst(PC - 1) Sleep) i	Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)
 Note 1: XT, HS or LP Oscillator mode assumed. 2: TOST = 1024 TOSC (drawing not to scale). This delay will not be there for RC Osc mode. 3: GIE = 1 assumed. In this case, after wake-up, the processor jumps to the interrupt routine. 					

If GIE = 0, execution will continue in-line.

4: CLKO is not available in these osc modes but shown here for timing reference.

15.19 In-Circuit Debugger

When the DEBUG bit in the Configuration Word is programmed to a '0', the in-circuit debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] ICD. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 15-7 shows which features are consumed by the background debugger.

I/O pins	RB6, RB7
Stack	1 level
Program Memory	Address 0000h must be NOP
	Last 100h words
Data Memory	0x070 (0x0F0, 0x170, 0x1F0) 0x1EB-0x1EF

TABLE 15-7: DEBUGGER RESOURCES

To use the in-circuit debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the in-circuit debugger module available from Microchip, or one of the third party development tool companies.

15.20 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

15.21 ID Locations


Four memory locations (2000h-2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the four Least Significant bits of the ID location are used.

15.22 In-Circuit Serial Programming

PIC16F7X7 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage (see Figure 15-17 for an example). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For general information of serial programming, please refer to the In-Circuit Serial Programming[™] (ICSP[™]) Guide (DS30277).





16.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories are presented in Figure 16-1, while the various opcode fields are summarized in Table 16-1.

Table 13-2 lists the instructions recognized by the MPASM[™] Assembler. A complete description of each instruction is also available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven-bit constant or literal value

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with
	future PIC16F7X7 products, do not use
	the OPTION and TRIS instructions.

All instruction examples use the format ' $0 \times hh$ ' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.


16.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a "CLRF PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared for pins configured as inputs and using the PORTB interrupt-on-change feature.

TABLE 16-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$.
PC	Program Counter
ТО	Time-out bit
PD	Power-down bit

FIGURE 16-1: GENERAL FORMAT FOR INSTRUCTIONS



Mnem	nonic,	Description			14-Bit	Opcode	e	Status	Nete
Operands		Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FIL	E REGISTER OPE	RATIC	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2, 3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2, 3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100		ffff	С	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010		ffff	C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	0.0	1110		ffff	-, -,	1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2
		BIT-ORIENTED FILE	REGISTER OPER	RATIO	NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2
BSF	f, b	Bit Set f	1	01		bfff			1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01		bfff			3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01		bfff	ffff		3
		LITERAL AND CO	ONTROL OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
Note 1:	When a	n I/O register is modified as a function of its	self (e.g., MOVF P	ORTB,	1), the	e value i	used wil	ll be that val	ue
		on the pins themselves. For example, if the							
		device, the data will be written back with a		•	0.				,
2:		struction is executed on the TMR0 register		able. c	d = 1), th	ne preso	aler will	l be cleared	if
		d to the Timer0 module.	(_,, u				
-									

TABLE 16-2: PIC16F7X7 INSTRUCTION SET

If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

16.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ADDWF	Add W and f				
Syntax:	[label] ADDWF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1 \right] \end{array}$				
Operation:	(W) + (f) \rightarrow (destination)				
Status Affected:	C, DC, Z				
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.				

-	Status Affected:	
contents of the W register ister 'f'. If 'd' is '0', the stored in the W register. If the result is stored back er 'f'.	Description:	
	BTEOO	

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2 TCY instruction.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1 \right] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BTFSC	Bit Test, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b' in register 'f' is '0', the next instruction is discarded and a NOP is executed instead, making this a 2 TCY instruction.

PIC16F7X7

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le k \le 2047$
Operation:	$\begin{array}{l} (PC)\texttt{+} \ \texttt{1} \rightarrow TOS, \\ k \rightarrow PC\texttt{<}\texttt{10:0}\texttt{>}, \\ (PCLATH\texttt{<}\texttt{4:3}\texttt{>}) \rightarrow PC\texttt{<}\texttt{12:}\texttt{11}\texttt{>} \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits<10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation: Status Affected:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow PD \\ \overline{TO}, \ \overline{PD} \end{array}$
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits, TO and PD, are set.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \le f \le 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2 Tcy instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[<i>label</i>] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2 TCY instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits<10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

IORLW	Inclusive OR Literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

PIC16F7X7

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are moved to a destination dependant upon the status of 'd'. If $d = 0$, the destination is W register. If d = 1, the destination is file register 'f' itself. $d = 1$ is useful to test a file register since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as '0's.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$
Status Affected:	None

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

RETLW	Return with Literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

RLF	Rotate Left f through Carry
Syntax:	[label] RLF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.

SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{WDT} \text{ prescaler}, \\ 1 \rightarrow \underline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down status bit, \overline{PD} , is cleared. Time-out status bit, \overline{TO} , is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

RETURN	Return from Subroutine						
Syntax:	[label] RETURN						
Operands:	None						
Operation:	$TOS\toPC$						
Status Affected:	None						
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.						

RRF	Rotate Right f through Carry									
Syntax:	[<i>label</i>] RRF f,d									
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]									
Operation:	See description below									
Status Affected:	С									
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.									
	C Register f									

SUBLW	Subtract W from Literal					
Syntax:	[<i>label</i>] SUBLW k					
Operands:	$0 \le k \le 255$					
Operation:	$k \text{ - (W)} \to (W)$					
Status Affected:	C, DC, Z					
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.					

SUBWF	Subtract W from f					
Syntax:	[label] SUBWF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	(f) - (W) \rightarrow (destination)					
Status Affected:	C, DC, Z					
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.					

PIC16F7X7

SWAPF	Swap Nibbles in f						
Syntax:	[label] SWAPF f,d						
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$						
Status Affected:	None						
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.						

XORWF	Exclusive OR W with f					
Syntax:	[label] XORWF f,d					
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]					
Operation:	(W) .XOR. (f) \rightarrow (destination)					
Status Affected:	Z					
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.					

XORLW	Exclusive OR Literal with W						
Syntax:	[<i>label</i>] XORLW k						
Operands:	$0 \le k \le 255$						
Operation:	(W) .XOR. $k \rightarrow (W)$						
Status Affected:	Z						
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.						

17.0 DEVELOPMENT SUPPORT

The ${\rm PICmicro}^{\circledast}$ microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
 - MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART[®] Plus Development Programmer
- Low-Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ[®]
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

17.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - absolute listing file (mixed assembly and C)
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

17.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

17.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

17.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

17.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high-level source debugging with the MPLAB IDE.

17.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

17.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

17.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

17.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

17.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

17.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

17.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

17.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

17.14 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C68X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

17.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

17.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

17.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

17.18 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow on-board hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2x16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

17.19 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

17.20 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

17.21 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

17.22 PICkit[™] 1 Flash Starter Kit

A complete "development system in a box", the PICkit Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the user's guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC[®] Microcontrollers" Handbook and a USB Interface Cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

17.23 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

17.24 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.

PIC16F7X7

NOTES:

18.0 ELECTRICAL CHARACTERISTICS


Absolute	Maximum	Ratings †
----------	---------	-----------


Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR. and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3 to +6.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +13.5V
Voltage on RA4 with respect to Vss	0 to +12V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into Vod pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB and PORTE (combined) (Note 3)	200 mA
Maximum current sourced by PORTA, PORTB and PORTE (combined) (Note 3)	200 mA
Maximum current sunk by PORTC and PORTD (combined) (Note 3)	200 mA
Maximum current sourced by PORTC and PORTD (combined) (Note 3)	200 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD -	Voh) x Ioh} + Σ (Vol x Iol)
 Voltage spikes at the MCLR pin may cause latchup. A series resistor of greater t to pull MCLR to VDD, rather than tying the pin directly to VDD. 	han 1 kΩ should be used

3: PORTD and PORTE are not implemented on the PIC16F737/767 devices.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIC16F7X7





18.1 DC Characteristics: PIC16F737/747/767/777 (Industrial, Extended) PIC16LF737/747/767/777 (Industrial)

PIC16LF737/747/767/777 (Industrial)			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC16F737/747/767/777 (Industrial, Extended)			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Sym	Characteristic	Min Typ† Max Units Conditions					
	Vdd	Supply Voltage						
D001		PIC16LF7X7	2.5 2.2 2.0		5.5 5.5 5.5	V V V	A/D in use, -40°C to +85°C A/D in use, 0°C to +85°C A/D not used, -40°C to +85°C	
D001 D001A		PIC16F7X7	4.0 Vbor*	_	5.5 5.5	V V	All configurations BOR enabled (Note 7)	
D002*	Vdr	RAM Data Retention Voltage (Note 1)	_	1.5	—	V		
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal		Vss	—	V	See section on Power-on Reset for details	
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05		—	V/ms	See section on Power-on Reset for details	
	VBOR	Brown-out Reset Voltage						
		PIC16LF7X7	X7 Industrial Low Voltage					
D005		BORV1:BORV0 = 11	NA		NA	V	Reserved	
		BORV1:BORV0 = 10	2.50	2.72	2.94	V		
		BORV1:BORV0 = 01	3.88	4.22	4.56	V		
		BORV1:BORV0 = 00	4.18	4.54	4.90	V		
D005		PIC16F7X7	Industri	al				
		BORV1:BORV0 = 1x	NA	—	NA	V	Not in operating voltage range of device	
		BORV1:BORV0 = 01	3.88	4.22	4.56	V		
		BORV1:BORV0 = 00	4.18	4.54	4.90	V		

Legend: Shading of rows is to assist in readability of of the table.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from-rail to-rail; all I/O pins tri-stated, pulled to VDD
 - $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.
 - **3:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and VSS.
 - 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
 - **5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

PIC16LF7 (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC16F72 (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Тур	Max	Units	Conditions			
	Power-down Current (IPD)	(1)					
	PIC16LF7X7	0.1	0.4	μΑ	-40°C		
		0.1	0.4	μA	+25°C	VDD = 2.0V	
		0.4	1.5	μA	+85°C		
	PIC16LF7X7	0.3	0.5	μA	-40°C		
		0.3	0.5	μA	+25°C	Vdd = 3.0V	
		0.7	1.7	μA	+85°C		
	All devices	0.6	1.0	μΑ	-40°C		
		0.6	1.0	μΑ	+25°C	VDD = 5.0V	
		1.2	5.0	μΑ	+85°C		

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

PIC16LF7X7 (Industrial) PIC16F7X7 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Device	Тур	Max	Units	Conditions			
	Supply Current (IDD) ^(2,3)							
	PIC16LF7X7	9	20	μΑ	-40°C			
		7	15	μΑ	+25°C	VDD = 2.0V		
		7	15	μΑ	+85°C			
	PIC16LF7X7	16	30	μΑ	-40°C			
		14	25	μΑ	+25°C	VDD = 3.0V	Fosc = 32 kHz (LP Oscillator)	
		14	25	μA	+85°C			
	All devices	32	40	μΑ	-40°C			
		26	35	μA	+25°C	VDD = 5.0V		
		26	35	μA	+85°C			
	PIC16LF7X7	72	95	μA	-40°C			
		76	90	μA	+25°C	VDD = 2.0V		
		76	90	μA	+85°C			
	PIC16LF7X7	138	175	μA	-40°C		Fosc = 1 MHz (RC Oscillator) ⁽³⁾	
		136	170	μΑ	+25°C	VDD = 3.0V		
		136	170	μA	+85°C			
	All devices	310	380	μA	-40°C			
		290	360	μΑ	+25°C	VDD = 5.0V		
		280	360	μΑ	+85°C			
	PIC16LF7X7	270	315	μΑ	-40°C		Fosc = 4 MHz (RC Oscillator) ⁽³⁾	
		280	310	μΑ	+25°C	VDD = 2.0V		
		285	310	μΑ	+85°C			
	PIC16LF7X7	460	610	μΑ	-40°C			
		450	600	μΑ	+25°C	VDD = 3.0V		
		450	600	μΑ	+85°C			
	All devices	900	1060	μΑ	-40°C			
		890	1050	μΑ	+25°C	VDD = 5.0V		
		890	1050	μA	+85°C			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

PIC16LF7X7 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC16F7X7 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param No.	Тур	Max	Units	Conditions						
	Supply Current (IDD) ^(2,3)									
	All devices	1.8	2.3	mA	-40°C					
		1.6	2.2	mA	+25°C	VDD = 4.0V				
		1.3	2.2	mA	+85°C		Fosc = 20 MHz			
	All devices	3.0	4.2	mA	-40°C		(HS Oscillator)			
		2.5	4.0	mA	+25°C	VDD = 5.0V				
		2.5	4.0	mA	+85°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

PIC16LF7X7 (Industrial) PIC16F7X7 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Device	Тур	Мах	Units	Conditions			
	Supply Current (IDD) ^(2,3)							
	PIC16LF7X7	8	20	μA	-40°C			
		7	15	μΑ	+25°C	VDD = 2.0V		
		7	15	μΑ	+85°C			
	PIC16LF7X7	16	30	μΑ	-40°C		Fosc = 31.25 kHz	
		14	25	μA	+25°C	VDD = 3.0V	(RC_RUN mode, Internal RC Oscillator)	
		14	25	μΑ	+85°C			
	All devices	32	40	μΑ	-40°C			
		29	35	μΑ	+25°C	VDD = 5.0V		
		29	35	μΑ	+85°C			
	PIC16LF7X7	132	160	μA	-40°C	Vdd = 2.0V		
		126	155	μA	+25°C			
		126	155	μA	+85°C			
	PIC16LF7X7	260	310	μA	-40°C		Fosc = 1 MHz (RC_RUN mode, Internal RC Oscillator)	
		230	300	μA	+25°C	VDD = 3.0V		
		230	300	μA	+85°C			
	All devices	560	690	μΑ	-40°C			
		500	650	μΑ	+25°C	VDD = 5.0V		
		500	650	μA	+85°C			
	PIC16LF7X7	310	420	μA	-40°C		Fosc = 4 MHz (RC_RUN mode,	
		300	410	μA	+25°C	VDD = 2.0V		
		300	410	μA	+85°C			
	PIC16LF7X7	550	650	μA	-40°C			
		530	620	μΑ	+25°C	VDD = 3.0V		
		530	620	μA	+85°C		Internal RC Oscillator)	
	All devices	1.2	1.5	mA	-40°C			
		1.1	1.4	mA	+25°C	VDD = 5.0V		
		1.1	1.4	mA	+85°C			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

PIC16LF7X7 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC16F7X7 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Тур	Max	Units	Conditions					
Supply Current (IDD) ^(2,3)									
	PIC16LF7X7	.950	1.3	mA	-40°C		Fosc = 8 MHz (RC_RUN mode, Internal RC Oscillator)		
		.930	1.2	mA	+25°C	VDD = 3.0V			
		.930	1.2	mA	+85°C				
	All devices	1.8	3.0	mA	-40°C	Vdd = 5.0V			
		1.7	2.8	mA	+25°C				
		1.7	2.8	mA	+85°C				
	PIC16LF7X7	9	13	μA	-10°C		Fosc = 32 kHz (SEC_RUN mode,		
		9	14	μΑ	+25°C	VDD = 2.0V			
		11	16	μA	+70°C				
	PIC16LF7X7	12	34	μΑ	-10°C	VDD = 3.0V			
		12	31	μA	+25°C				
		14	28	μA	+70°C		Timer1 as Clock)		
	All devices	20	72	μA	-10°C				
		20	65	μΑ	+25°C	VDD = 5.0V			
		25	59	μA	+70°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .

18.2 DC Characteristics: Power-down and Supply Current PIC16F7X7 (Industrial) PIC16LF7X7 (Industrial) (Continued)

PIC16LF (Indu			rd Oper ng temp		•	s otherwise state ≤ +85°C for indus	,			
PIC16F7 (Indu		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param No.	Device	Тур	Max	tions						
	Module Differential Currer	nts (ΔİWDT, ΔİBOR, ΔİLVD, ΔİOSCB, ΔİAD)								
D022	Watchdog Timer	1.5	3.8	μA	-40°C					
(∆Iwdt)		2.2	3.8	μA	+25°C	VDD = 2.0V				
		2.7	4.0	μA	+85°C					
		2.3	4.6	μΑ	-40°C					
		2.7	4.6	μΑ	+25°C	VDD = 3.0V				
		3.1	4.8	μΑ	+85°C					
		3.0	10.0	μΑ	-40°C					
		3.3	10.0	μΑ	+25°C	VDD = 5.0V				
		3.9	13.0	μΑ	+85°C					
D022A (ΔІвок)	Brown-out Reset	17	35	μΑ	-40°C to +85°C	VDD = 3.0V				
		47	45	μΑ	-40°C to +85°C	VDD = 5.0V				
		0	0	μA	-40°C to +85°C	VDD = 2.0V VDD = 3.0V VDD = 5.0V	BOREN:BORSEN = 10 in Sleep mode			
D022B	Low-Voltage Detect	14	25	μA	-40°C to +85°C	VDD = 2.0V				
$(\Delta ILVD)$		18	35	μA	-40°C to +85°C	VDD = 3.0V				
		21	45	μΑ	-40°C to +85°C	VDD = 5.0V				
D025	Timer1 Oscillator	1.7	2.3	μΑ	-40°C					
(∆IOSCB)		1.8	2.3	μA	+25°C	VDD = 2.0V				
		2.0	2.3	μΑ	+85°C					
		2.2	3.8	μΑ	-40°C					
		2.6	3.8	μΑ	+25°C	VDD = 3.0V	32 kHz on Timer1			
		2.9	3.8	μΑ	+85°C					
		3.0	6.0	μΑ	-40°C					
		3.2	6.0	μΑ	+25°C	VDD = 5.0V				
		3.4	7.0	μΑ	+85°C					
D026	A/D Converter	0.001	2.0	μΑ	-40°C to +85°C	VDD = 2.0V				
(Δ IAD)		0.001	2.0	μΑ	-40°C to +85°C	VDD = 3.0V	A/D on, not converting			
		0.003	2.0	μA	-40°C to +85°C	VDD = 5.0V				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

18.3 DC Characteristics: Internal RC Accuracy PIC16F7X7 (Industrial, Extended) PIC16LF7X7 (Industrial)

PIC16LF (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
PIC16F72 (Indus	X7 strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Device	Min	Тур	Мах	Units		Conditions	
	INTOSC Accuracy @ Freq	= 8 MHz,	4 MHz, 2	MHz, 1 Mł	Hz, 500 k	Hz, 250 kHz, 125 kH	z ⁽¹⁾	
	PIC16LF7X7	-2	±1	2	%	+25°C	VDD = 2.7V-3.3V	
		-5	_	5	%	-10°C to +85°C	VDD = 2.7V-3.3V	
		-10	_	10	%	-40°C to +85°C	VDD = 2.7V-3.3V	
	PIC16F7X7	-2	±1	2	%	+25°C	VDD = 4.5V-5.5V	
		-5	—	5	%	-10°C to +85°C	VDD = 4.5V-5.5V	
		-10	—	10	%	-40°C to +85°C	VDD = 4.5V-5.5V	
	INTRC Accuracy @ Freq =	= 31 kHz ⁽²⁾						
	PIC16LF7X7	26.562		35.938	kHz	-40°C to +85°C	VDD = 2.7V-3.3V	
	PIC16F7X7	26.562		35.938	kHz	-40°C to +85°C	VDD = 4.5V-5.5V	

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC is used to calibrate INTOSC.

18.4 DC Characteristics: PIC16F737/747/767/777 (Industrial, Extended) PIC16LF737/747/767/777 (Industrial)

DC CH/	Sym Characteristic		Operating tempe	e VDD	-40°C -40°C range as	tions (unless otherwise stated) $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended e as described in eristics".			
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
	VIL	Input Low Voltage							
		I/O ports:							
D030		with TTL buffer	Vss	_	0.15 Vdd	V	For entire VDD range		
D030A			Vss	_	0.8V	V	$4.5V \le VDD \le 5.5V$		
D031		with Schmitt Trigger buffer	Vss	_	0.2 Vdd	V			
D032		MCLR, OSC1 (in RC mode)	Vss	_	0.2 Vdd	V	(Note 1)		
D033		OSC1 (in XT and LP mode)	Vss	_	0.3V	V			
		OSC1 (in HS mode)	Vss	—	0.3 Vdd	V			
	Vih	Input High Voltage							
		I/O ports:							
D040		with TTL buffer	2.0	—	Vdd	V	$4.5V \le VDD \le 5.5V$		
D040A			0.25 VDD + 0.8 V	_	Vdd	V	For entire VDD range		
D041		with Schmitt Trigger buffer	0.8 Vdd	—	Vdd	V	For entire VDD range		
D042		MCLR	0.8 Vdd	_	Vdd	V			
D042A		OSC1 (in XT and LP mode)	1.6V	_	Vdd	V			
		OSC1 (in HS mode)	0.7 Vdd	_	Vdd	V			
D043		OSC1 (in RC mode)	0.9 Vdd		Vdd	V	(Note 1)		
D070	IPURB	PORTB Weak Pull-up Current	50	250	400	μA	VDD = 5V, VPIN = VSS		
	lı∟	Input Leakage Current (Notes 2	2, 3)						
D060		I/O ports		—	±1	μA	Vss \leq VPIN \leq VDD, pin at high-impedance		
D061		MCLR, RE3/T0CKI	—	_	±5	μA	$VSS \leq VPIN \leq VDD$		
D063		OSC1	_	—	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F7X7 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

18.4 DC Characteristics: PIC16F737/747/767/777 (Industrial, Extended) PIC16LF737/747/767/777 (Industrial) (Continued)

		ERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
	Vol	Output Low Voltage								
D080		I/O ports	—	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +125°C			
D083		OSC2/CLKO (RC osc config)	—	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +125°C			
			_	—	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C			
	Vон	Output High Voltage								
D090		I/O ports (Note 3)	Vdd - 0.7	-	_	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +125°С			
D092		OSC2/CLKO (RC osc config)	Vdd - 0.7	—	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +125°C			
			Vdd - 0.7	—	_	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C			
D150*	Vod	Open-Drain High Voltage	—	—	12	V	RA4 pin			
		Capacitive Loading Specs on Output Pins								
D100	Cosc2	OSC2 pin	_	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1			
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	—	50	pF				
D102	Св	SCL, SDA in I ² C mode	—	—	400	pF				
		Program Flash Memory								
D130	Eр	Endurance	100	1000	_	E/W	25°C at 5V			
D131	Vpr	VDD for Read	2.0	—	5.5	V				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F7X7 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

TABLE 18-1: **COMPARATOR SPECIFICATIONS**

Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments
D300	VIOFF	Input Offset Voltage	—	± 5.0	± 10	mV	
D301	VICM	Input Common Mode Voltage*	0	-	Vdd - 1.5	V	
D302	CMRR	Common Mode Rejection Ratio*	55	-	—	dB	
300 300A	TRESP	Response Time ^{(1)*}	—	150	400 600	ns ns	PIC16F7X7 PIC16LF7X7
301	Тмс2о∨	Comparator Mode Change to Output Valid*	_	-	10	μs	

These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 18-2: VOLTAGE REFERENCE SPECIFICATIONS

Operati	Operating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated).									
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments			
D310	Vres	Resolution	Vdd/24	_	Vdd/32	LSb				
D311	VRAA	Absolute Accuracy		_	1/4 1/2	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)			
D312	VRur	Unit Resistor Value (R)*		2 k		Ω				
310	TSET	Settling Time ^{(1)*}			10	μs				

* These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from '0000' to '1111'.

PIC16F7X7






TABLE 18-3: LOW-VOLTAGE DETECT CHARACTERISTICS

PIC16LF (Indu	7X7 strial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC16F7X7 (Industrial, Extended)				$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)}\\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial}\\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$					
Param No.	Symbol	Characteristic			Тур†	Max	Units	Conditions	
D420		LVD Voltage on VDD Transition High to Low			al				
		PIC16LF7X7	LVDL<3:0> = 0000	N/A	N/A	N/A	V	Reserved	
			LVDL<3:0> = 0001	N/A	N/A	N/A	V	Reserved	
			LVDL<3:0> = 0010	2.15	2.26	2.37	V		
			LVDL<3:0> = 0011	2.33	2.45	2.58	V		
			LVDL<3:0> = 0100	2.43	2.55	2.68	V		
			LVDL<3:0> = 0101	2.63	2.77	2.91	V		
			LVDL<3:0> = 0110	2.73	2.87	3.01	V		
			LVDL<3:0> = 0111	2.91	3.07	3.22	V		
			LVDL<3:0> = 1000	3.20	3.36	3.53	V		
			LVDL<3:0> = 1001	3.39	3.57	3.75	V		
			LVDL<3:0> = 1010	3.49	3.67	3.85	V		
			LVDL<3:0> = 1011	3.68	3.87	4.07	V		
			LVDL<3:0> = 1100	3.87	4.07	4.28	V		
			LVDL<3:0> = 1101	4.06	4.28	4.49	V		
			LVDL<3:0> = 1110	4.37	4.60	4.82	V		
D420		LVD Voltage on VDD Trans	sition High to Low	Industria	al				
		PIC16F7X7	LVDL<3:0> = 1011	3.68	3.87	4.07	V		
			LVDL<3:0> = 1100	3.87	4.07	4.28	V		
			LVDL<3:0> = 1101	4.06	4.28	4.49	V		
			LVDL<3:0> = 1110	4.37	4.60	4.82	V		

Legend: Shading of rows is to assist in readability of the table.


† Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

18.5 Timing Parameter Symbology

The timing parameter symbols have been created using one of the following formats:

1. TppS2pp	oS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т		-	
F	Frequency	Т	Time
Lowerca	se letters (pp) and their meanings:	•	
рр			
СС	CCP1	osc	OSC1
ck	CLKO	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
	se letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	High-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st (I	² C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		








TABLE 18-4:	EXTERNAL CLOCK TIMING REQUIREMENTS
-------------	---

Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKI Frequency	DC		1	MHz	XT Osc mode
		(Note 1)	DC	—	20	MHz	HS Osc mode
			DC	—	32	kHz	LP Osc mode
		Oscillator Frequency	DC		4	MHz	RC Osc mode
		(Note 1)	0.1	—	4	MHz	XT Osc mode
			4	—	20	MHz	HS Osc mode
			5	_	200	kHz	LP Osc mode
1	Tosc	External CLKI Period	1000		—	ns	XT Osc mode
		(Note 1)	50	—	—	ns	HS Osc mode
			5	—	—	ms	LP Osc mode
		Oscillator Period (Note 1)	250	_	—	ns	RC Osc mode
			250	—	10,000	ns	XT Osc mode
			50	—	250	ns	HS Osc mode
			5	—	—	ms	LP Osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	500	_	—	ns	XT oscillator
	TosH	High or Low Time	2.5	—	—	ms	LP oscillator
			15	—	—	ns	HS oscillator
4	TosR,	External Clock in (OSC1)	—	—	25	ns	XT oscillator
	TosF	Rise or Fall Time	—	—	50	ns	LP oscillator
			—	—	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.






TABLE 18-5: CLKO	AND I/O TIMING REQUIREMENTS
------------------	-----------------------------

Param No.	Symbol	Charac	teristic	Min	Тур†	Мах	Units	Conditions
10*	TosH2ckL	OSC1 ↑ to CLKO ↓	KO↓		75	200	ns	(Note 1)
11*	TosH2ckH	OSC1 ↑ to CLKO ↑		_	75	200	ns	(Note 1)
12*	ТскR	CLKO Rise Time		_	35	100	ns	(Note 1)
13*	ТскF	CLKO Fall Time		_	35	100	ns	(Note 1)
14*	TCKL2IOV	CLKO ↓ to Port Out Valid		_	_	0.5 Tcy + 20	ns	(Note 1)
15*	ТюV2скН	Port In Valid before CLKC	1	Tosc + 200	_	—	ns	(Note 1)
16*	TCKH2IOI	Port In Hold after CLKO ↑		0	_	—	ns	(Note 1)
17*	TosH2IoV	OSC1 ↑ (Q1 cycle) to Port Out Valid		_	100	255	ns	
18*	TosH2iol	OSC1 ↑ (Q2 cycle) to	PIC16F7X7	100	_	—	ns	
		Port Input Invalid (I/O in hold time)	PIC16LF7X7	200		—	ns	
19*	TIOV20sH	Port Input Valid to OSC1	↑ (I/O in setup time)	0	_	—	ns	
20*	TIOR	Port Output Rise Time	PIC16F7X7	_	10	40	ns	
			PIC16LF7X7	_	—	145	ns	
21*	TIOF	Port Output Fall Time	PIC16F7X7	_	10	40	ns	
			PIC16LF7X7	_	—	145	ns	
22††*	TINP	INT pin High or Low Time		Тсү	_	—	ns	
23††*	Trbp	RB7:RB4 Change INT Hig	gh or Low Time	Тсү	—	—	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.




FIGURE 18-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 18-8: BROWN-OUT RESET TIMING




TABLE 18-6:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERAND BROWN-OUT RESET REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2	—	_	μs	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (no prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	—	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +85°C
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	_		μs	Vdd ≤ Vbor (D005)

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 18-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 18-7: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Symbol		Characteristic		Min	Тур†	Max	Units	Conditions	
40*	Тт0Н	T0CKI High Pulse	Width	No Prescaler	0.5 TCY + 20	—		ns	Must also meet	
				With Prescaler	10	_	_	ns	parameter 42	
41*	TT0L	T0CKI Low Pulse	Width	No Prescaler	0.5 Tcy + 20	—	_	ns	Must also meet	
				With Prescaler	10	—	_	ns	parameter 42	
42*	TT0P	T0CKI Period		No Prescaler	Tcy + 40	—	_	ns		
			W		Greater of: 20 or <u>Tcʏ + 40</u> N	—	_	ns	N = prescale value (2, 4,, 256)	
45*	T⊤1H	T1CKI High Time	Synchronous, Pre	scaler = 1	0.5 TCY + 20	—	_	ns	Must also meet	
			Synchronous,	PIC16F7X7	15	—	_	ns	parameter 47	
			Prescaler = 2, 4, 8	PIC16LF7X7	25	—	_	ns		
			Asynchronous	PIC16F7X7	30	—		ns		
				PIC16LF7X7	50	—	_	ns		
46*	T⊤1L	T1CKI Low Time	Synchronous, Pre	scaler = 1	0.5 Tcy + 20	—	_	ns	Must also meet	
			Synchronous,	PIC16F7X7	15	—	_	ns	parameter 47	
			Prescaler = 2, 4, 8	PIC16LF7X7	25	—	_	ns		
			Asynchronous	PIC16F7X7	30	—		ns		
				PIC16LF7X7	50	—	_	ns		
47*	TT1P	T1CKI Input Period	Synchronous	PIC16F7X7	Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (1, 2, 4, 8)	
				PIC16LF7X7	Greater of: 50 or <u>Tcy + 40</u> N				N = prescale value (1, 2, 4, 8)	
			Asynchronous	PIC16F7X7	60	—		ns		
				PIC16LF7X7	100	—	—	ns]	
	F⊤1		nput Frequency Ra		DC	—	200	kHz		
48	TCKEZTMR1	Delay from Extern	al Clock Edge to Ti	mer Increment	2 Tosc	—	7 Tosc	—		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 18-10: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 18-8: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param No.	Symbol		Characteristic		Min	Тур†	Max	Units	Conditions
50*	TCCL CCP1, CCP2 and No Prescaler		No Prescaler		0.5 Tcy + 20	—	—	ns	
		CCP3 Input Low		PIC16F7X7	10	—	—	ns	
		Time	With Prescaler	PIC16LF7X7	20	—	—	ns	
51*	TCCH CCP1, CCP2 and No Prescaler			0.5 TCY + 20	-	—	ns		
		CCP3 Input High Time		PIC16F7X7	10	_	_	ns	
			With Prescaler	PIC16LF7X7	20	_	_	ns	
52*	TCCP	CCP1, CCP2 and C	CP3 Input Perio	d	<u>3 Tcy + 40</u> N	_	_	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1, CCP2 and C	CP3 Output	PIC16F7X7	—	10	25	ns	
		Rise Time		PIC16LF7X7	—	25	50	ns	
54*	TCCF	CCP1, CCP2 and CCP3 Output PIC16F7X7		PIC16F7X7	—	10	25	ns	
		Fall Time		PIC16LF7X7	—	25	45	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






 TABLE 18-9:
 PARALLEL SLAVE PORT REQUIREMENTS (PIC16F747/777 DEVICES ONLY)

Param No.	Symbol	Characteristic			Тур†	Max	Units	Conditions
62	TdtV2wrH	Data In Valid before WR ↑ or CS ↑	(setup time)	20 25	_		ns ns	Extended range only
63*	TwrH2dtI	\overline{WR} \uparrow or \overline{CS} \uparrow to Data In Invalid	PIC16F7X7	20	—	_	ns	
		(hold time)	PIC16LF7X7	35	_	—	ns	
64	TrdL2dtV	$\overline{RD}\downarrow and\ \overline{CS}\downarrow to\ Data\ Out\ Valid$				80 90	ns ns	Extended range only
65	TrdH2dtl	$\overline{RD} \uparrow or \ \overline{CS} \downarrow to \ Data \ Out \ Invalid$		10	—	30	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 18-12: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)





FIGURE 18-13: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)









FIGURE 18-15: SPI SLAVE MODE TIMING (CKE = 1)

Param No.	Symbol	Characteristic		Min	Тур†	Мах	Units	Conditions
70*	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Inpu	Тсү	—	—	ns		
71*	TscH	SCK Input High Time (Slave r	Tcy + 20	_	—	ns		
72*	TscL	SCK Input Low Time (Slave n	node)	Tcy + 20		—	ns	
73*	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input	100	_	—	ns		
74*	TscH2diL, TscL2diL	Hold Time of SDI Data Input t	Time of SDI Data Input to SCK Edge			—	ns	
75*	TDOR	SDO Data Output Rise Time	PIC16F7X7 PIC16LF7X7	_	10 25	25 50	ns ns	
76*	TDOF	SDO Data Output Fall Time			10	25	ns	
77*	TssH2doZ	SS ↑ to SDO Output High-Imp	pedance	10		50	ns	
78*	TscR	SCK Output Rise Time (Master mode)	PIC16F7X7 PIC16LF7X7		10 25	25 50	ns ns	
79*	TscF	SCK Output Fall Time (Maste	r mode)		10	25	ns	
80*	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge	PIC16F7X7 PIC16LF7X7		_	50 145	ns ns	
81*	TDOV2SCH, TDOV2SCL	SDO Data Output Setup to SCK Edge		Тсү		—	ns	
82*	TssL2doV	SDO Data Output Valid after $\overline{SS} \downarrow Edge$		_		50	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge	1.5 Tcy + 40	_	-	ns		

TABLE 18-10: SPI MODE REQUIREMENTS

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 18-16: I²C BUS START/STOP BITS TIMING



Param No.	Symbol	Charac	Characteristic		Тур	Max	Units	Conditions				
90*	TSU:STA	Start condition	100 kHz mode	4700		—	ns	Only relevant for Repeated				
		Setup time	400 kHz mode	600				Start condition				
91*	THD:STA	Start condition	100 kHz mode	4000	_	—	ns	After this period, the first clock				
		Hold time	400 kHz mode	600	_	—		pulse is generated				
92*	Tsu:sto	Stop condition	100 kHz mode	4700	_		ns					
		Setup time	400 kHz mode	600	_	_						
93	THD:STO	Stop condition	100 kHz mode	4000	_		ns					
		Hold time	400 kHz mode	600	_	—						

TABLE 18-11: I²C BUS START/STOP BITS REQUIREMENTS

These parameters are characterized but not tested.




FIGURE 18-17: I²C BUS DATA TIMING

*

© 2003 Microchip Technology Inc.

Param. No.	Symbol	Characte	eristic	Min	Мах	Units	Conditions
100*	Тнідн	Clock High Time	100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μs	Device must operate at a minimum of 10 MHz
			SSP module	1.5 TCY	—		
101*	TLOW	Clock Low Time	100 kHz mode	4.7	—	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μs	Device must operate at a minimum of 10 MHz
			SSP module	1.5 TCY	—		
102*	Tr	SDA and SCL Rise	100 kHz mode	—	1000	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10-400 pF
103*	TF	SDA and SCL Fall	100 kHz mode	—	300	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10-400 pF
90*	TSU:STA	Start Condition	100 kHz mode	4.7	_	μs	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6		μs	Start condition
91*	THD:STA	Start Condition Hold	100 kHz mode	4.0	—	μs	After this period, the first
		Time	400 kHz mode	0.6	—	μs	clock pulse is generated
106*	THD:DAT	Data Input Hold	100 kHz mode	0	—	ns	-
		Time	400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data Input Setup	100 kHz mode	250	—	ns	(Note 2)
		Time	400 kHz mode	100	—	ns	
92*	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7	—	μs	-
			400 kHz mode	0.6	—	μs	
109*	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)
4405	-		400 kHz mode	-	—	ns	
110*	TBUF	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be free before a new transmission
			400 kHz mode	1.3	—	μs	can start
	Св	Bus Capacitive Load	ling	—	400	pF	

TABLE 18-12: I²C BUS DATA REQUIREMENTS

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A fast mode (400 kHz) I²C bus device can be used in a standard mode (100 kHz) I²C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the standard mode I²C bus specification), before the SCL line is released.

FIGURE 18-18: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 18-13: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic	Characteristic			Max	Units	Conditions
120	ТскН2ртV	SYNC XMIT (MASTER &	PIC16F7X7			00		
		<u>SLAVE)</u>		_		80	ns	
	Clock High to Data Out Valid		PIC16LF7X7	_	—	100	ns	
121	TCKRF	Clock Out Rise Time and Fall Time	PIC16F7X7		_	45	ns	
		(Master mode)	PIC16LF7X7	_		50	ns	
122	TDTRF	Data Out Rise Time and Fall Time	PIC16F7X7	—		45	ns	
			PIC16LF7X7	_	—	50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 18-19: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 18-14: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
125		SYNC RCV (MASTER & SLAVE)					
		Data Setup before CK \downarrow (DT setup time)	15	_		ns	
126	TCKL2DTL	Data Hold after CK \downarrow (DT hold time)	15	-		ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{© 2003} Microchip Technology Inc.

TABLE 18-15:	A/D CONVERTER CHARACTERISTICS: PIC16F7X7 (INDUSTRIAL, EXTENDED)
	PIC16LF7X7 (INDUSTRIAL)

Param No.	Sym	Characte	ristic	Min	Тур†	Max	Units	Conditions	
A01	NR	Resolution	PIC16F7X7	—	_	8 bits	bit	$\begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$	
			PIC16LF7X7	—	_	8 bits	bit	VREF = VDD = 2.2V	
A02	Eabs	Total Absolute Error		—	_	< ±1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$	
A03	EIL	Integral Linearity Error		—	_	< ±1	LSb	$\begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$	
A04	Edl	Differential Linear	—	_	< ±1	LSb	$\begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$		
A05	Efs	Full-Scale Error		_	—	< ±1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$	
A06	EOFF	Offset Error		—	_	< ±1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$	
A10		Monotonicity (Not	te 3)	_	guaranteed	_	—	$VSS \le VAIN \le VREF$	
A20	Vref	Reference Voltag	e	2.5 2.2		5.5 5.5	V V	-40°C to +125°C 0°C to +125°C	
A25	VAIN	Analog Input Volta	age	Vss - 0.3		Vref + 0.3	V		
A30	ZAIN	Recommended Ir Analog Voltage S		—	_	10.0	kΩ		
A40	IAD	A/D Conversion	PIC16F7X7	_	180	_	μΑ	Average current	
		Current (VDD)	PIC16LF7X7	_	90	—	μA	consumption when A/D is on (Note 1)	
A50	IREF	VREF Input Currer	nt (Note 2)	N/A	—	±5	μΑ	During VAIN acquisition.	
				—	_	500	μA	During A/D conversion cycle.	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from the RA3 pin or the VDD pin, whichever is selected as a reference input.

3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

*






	TABLE 18-16:	A/D CONVERSION REQUIREMENTS
--	--------------	-----------------------------

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D Clock Period	PIC16F7X7	1.6	—		μs	Tosc based, VREF \geq 3.0V
			PIC16LF7X7	2.0	_		μs	Tosc based, $2.0V \le VREF \le 5.5V$
			PIC16F7X7	2.0	4.0	6.0	μs	A/D RC mode
			PIC16LF7X7	3.0	6.0	9.0	μs	A/D RC mode
131	Тслу	Conversion Time (not including S/H time) (Note 1)		9		9	Tad	
132	TACQ	Acquisition Time		5*		_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D Clock Start			Tosc/2			If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
	l * The	se parameters are chara	acterized but not	tested.				Instruction to be executed.

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 12.1 "A/D Acquisition Requirements" for minimum conditions.

PIC16F7X7

NOTES:

19.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

 $\ensuremath{\textcircled{}^{\odot}}$ 2003 Microchip Technology Inc.


PIC16F7X7

NOTES:

20.0 PACKAGING INFORMATION

20.1 Package Marking Information

28-Lead PDIP (Skinny DIP)



28-Lead SOIC



28-Lead SSOP



28-Lead QFN



Example

Example



Example



Example



Legenc	I: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters her specific information.

* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


© 2003 Microchip Technology Inc.

Package Marking Information (Cont'd)

40-Lead PDIP




44-Lead TQFP



Example



Example








Example



20.2 **Package Details**

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)



	Units	Units INCHES*		MILLIMETERS			
Dimen	sion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.150	.160	3.56	3.81	4.06
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.310	.325	7.62	7.87	8.26
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56
Overall Row Spacing	§ eB	.320	.350	.430	8.13	8.89	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


* Controlling Parameter § Significant Characteristic

Notes:

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-095 Drawing No. C04-070

28-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)



	Units		INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.050			1.27		
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64	
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39	
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30	
Overall Width	Е	.394	.407	.420	10.01	10.34	10.67	
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59	
Overall Length	D	.695	.704	.712	17.65	17.87	18.08	
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74	
Foot Length	L	.016	.033	.050	0.41	0.84	1.27	
Foot Angle Top	¢	0	4	8	0	4	8	
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33	
Lead Width	В	.014	.017	.020	0.36	0.42	0.51	
Mold Draft Angle Top	α	0	12	15	0	12	15	
Mold Draft Angle Bottom	β	0	12	15	0	12	15	


* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013 Drawing No. C04-052

28-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)




	Units		INCHES			MILLIMETERS*		
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.026			0.65		
Overall Height	А	.068	.073	.078	1.73	1.85	1.98	
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83	
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25	
Overall Width	Е	.299	.309	.319	7.59	7.85	8.10	
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38	
Overall Length	D	.396	.402	.407	10.06	10.20	10.34	
Foot Length	L	.022	.030	.037	0.56	0.75	0.94	
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25	
Foot Angle	φ	0	4	8	0.00	101.60	203.20	
Lead Width	В	.010	.013	.015	0.25	0.32	0.38	
Mold Draft Angle Top	α	0	5	10	0	5	10	
Mold Draft Angle Bottom	β	0	5	10	0	5	10	

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-150 Drawing No. C04-073

28-Lead Plastic Quad Flat No Lead Package (ML) 6x6 mm Body, Punch Singulated (QFN)



	Units		INCHES			MILLIMETERS*		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.026 BSC			0.65 BSC		
Overall Height	A		.033	.039		0.85	1.00	
Molded Package Thickness	A2		.026	.031		0.65	0.80	
Standoff	A1	.000	.0004	.002	0.00	0.01	0.05	
Base Thickness	A3		.008 REF			0.20 REF		
Overall Width	E		.236 BSC			6.00 BSC		
Molded Package Width	E1		.226 BSC		5.75 BSC			
Exposed Pad Width	E2	.140	.146	.152	3.55	3.70	3.85	
Overall Length	D		.236 BSC			6.00 BSC		
Molded Package Length	D1		.226 BSC			5.75 BSC		
Exposed Pad Length	D2	.140	.146	.152	3.55	3.70	3.85	
Lead Width	В	.009	.011	.014	0.23	0.28	0.35	
Lead Length	L	.020	.024	.030	0.50	0.60	0.75	
Tie Bar Width	R	.005	.007	.010	0.13	0.17	0.23	
Tie Bar Length	Q	.012	.016	.026	0.30	0.40	0.65	
Chamfer	СН	.009	.017	.024	0.24	0.42	0.60	
Mold Draft Angle Top	α			12°			12°	


*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC equivalent: mMO-220

Drawing No. C04-114

40-Lead Plastic Dual In-line (P) – 600 mil (PDIP)



Units		INCHES*		MILLIMETERS		
n Limits	MIN	NOM	MAX	MIN	NOM	MAX
n		40			40	
р		.100			2.54	
А	.160	.175	.190	4.06	4.45	4.83
A2	.140	.150	.160	3.56	3.81	4.06
A1	.015			0.38		
Е	.595	.600	.625	15.11	15.24	15.88
E1	.530	.545	.560	13.46	13.84	14.22
D	2.045	2.058	2.065	51.94	52.26	52.45
L	.120	.130	.135	3.05	3.30	3.43
С	.008	.012	.015	0.20	0.29	0.38
B1	.030	.050	.070	0.76	1.27	1.78
В	.014	.018	.022	0.36	0.46	0.56
eB	.620	.650	.680	15.75	16.51	17.27
α	5	10	15	5	10	15
β	5	10	15	5	10	15
	n Limits n P A A2 A1 E E1 D L C B1 B eB α	n MIN n P A .160 A2 .140 A1 .015 E .595 E1 .530 D 2.045 L .120 c .008 B1 .030 B .014 eB .620 α 5	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $


* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-011

Drawing No. C04-016

44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)




	Units		INCHES		MILLIMETERS*		
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	¢	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026 Drawing No. C04-076



44-Lead Plastic Quad Flat No Lead Package (ML) 8x8 mm Body (QFN)

	Units		INCHES		MILLIMETERS*		
Dimension Lim	nits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Contacts	n		44			44	
Pitch	р		.026 BSC	1		0.65 BSC	1
Overall Height	Α	.031	.035	.039	0.80	0.90	1.00
Standoff	A1	.000	.001	.002	0	0.02	0.05
Base Thickness	(A3)	.010 REF 2			0.25 REF	2	
Overall Width	Е	.309	.315	.321	7.85	8.00	8.15
Exposed Pad Width	E2	.246	.268	.274	6.25	6.80	6.95
Overall Length	D	.309	.315	.321	7.85	8.00	8.15
Exposed Pad Length	D2	.246	.268	.274	6.25	6.80	6.95
Contact Width	В	.008	.013	.013	0.20	0.33	0.35
Contact Length	L	.014	.016	.019	0.35	0.40	0.48

*Controlling Parameter

Notes:

- 1. BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- See ASME Y14.5M
- 2. REF: Reference Dimension, usually without tolerance, for information purposes only. See ASME Y14.5M
- 3. Contact profiles may vary.
- 4. JEDEC equivalent: M0-220

Drawing No. C04-103

PIC16F7X7

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (June 2003)

This is a new data sheet. However, these devices are similar to the PIC16C7X devices found in the PIC16C7X Data Sheet (DS30390) or the PIC16F87X devices (DS30292).

Revision B (November 2003)

This revision includes updates to the Electrical Specifications in **Section 18.0** "**Electrical Characteristics**" and minor corrections to the data sheet text.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

Difference	PIC16F737	PIC16F747	PIC16F767	PIC16F777
Flash Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	368	368	368	368
I/O Ports	3	5	3	5
A/D	11 channels, 10 bits	14 channels, 10 bits	11 channels, 10 bits	14 channels, 10 bits
Parallel Slave Port	no	yes	no	yes
Interrupt Sources	16	17	16	17
Packages	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP

TABLE B-1: DEVICE DIFFERENCES

APPENDIX C: CONVERSION CONSIDERATIONS

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in Table C-1.

TABLE C-1:	CONVERSION CONSIDERATIONS
------------	---------------------------

Characteristic	PIC16C7X	PIC16F87X	PIC16F7X7
Pins	28/40	28/40	28/40
Timers	3	3	3
Interrupts	11 or 12	13 or 14	16 or 17
Communication	PSP, USART, SSP (SPI, I ² C Slave)	PSP, USART, SSP (SPI, I ² C Master/Slave)	PSP, AUSART, MSSP (SPI, I ² C Slave)
Frequency	20 MHz	20 MHz	20 MHz
A/D	8-bit	10-bit	10-bit
CCP	2	2	3
Program Memory	4K, 8K EPROM	4K, 8K Flash (1,000 E/W cycles)	4K, 8K Flash (100 E/W cycles)
RAM	192, 368 bytes	192, 368 bytes	368 bytes
EEPROM Data	None	128, 256 bytes	None
Other	_	In-Circuit Debugger, Low-Voltage Programming	_

INDEX

	-	
1	Δ	۱
-		•

A/D	
A/D Converter Interrupt, Configuring	155
Acquisition Requirements	156
ADRESH Register	
Analog Port Pins	68
Analog-to-Digital Converter	151
Associated Registers	160
Automatic Acquisition Time	157
Calculating Acquisition Time	156
Configuring Analog Port Pins	
Configuring the Module	155
Conversion Clock	157
Conversion Requirements	235
Conversion Status (GO/DONE Bit)	154
Conversions	159
Converter Characteristics	234
Delays	156
Effects of a Reset	160
Internal Sampling Switch (Rss) Impedance	
Operation During Sleep	160
Operation in Power Managed Modes	
Source Impedance	156
Time Delays	156
Using the CCP Trigger	160
Absolute Maximum Ratings	207
ACKSTAT	123
ADCON0 Register	
GO/DONE Bit	154
Addressable Universal Synchronous Asynchronous	
Receiver Transmitter. See USART.	
ADRESL Register	154
Application Notes	
AN552 (Implementing Wake-up on Key Stroke)	56
AN556 (Implementing a Table Read)	
AN607 (Power-up Trouble Shooting)	173
Assembler	
MPASM Assembler	201
Asynchronous Reception	
Associated Registers1	41, 143
Asynchronous Transmission	
Associated Registers	139
-	

В

Banking, Data Memory	
Baud Rate Generator	119
BF	123
Block Diagrams	
A/D	155
Analog Input Model	
Baud Rate Generator	
Capture Mode Operation	
Comparator I/O Operating Modes	
Comparator Output	
Comparator Voltage Reference	
Compare	89
Fail-Safe Clock Monitor	
In-Circuit Serial Programming Connections	
Interrupt Logic	
Low-Voltage Detect (LVD)	
Low-Voltage Detect (LVD) with External Input	
MSSP (I ² C Master Mode)	
MSSP (I ² C Mode)	

MSSP (SPI Mode)
On-Chip Reset Circuit
OSC1/CLKI/RA7 Pin
OSC2/CLKO/RA6 Pin
PIC16F737 and PIC16F767
PIC16F747 and PIC16F777
PORTC (Peripheral Output Override)
RC<2:0>, RC<7:5> Pins
PORTC (Peripheral Output Override)
RC<4:3> Pins
PORTD (In I/O Port Mode) 67
PORTD and PORTE (Parallel Slave Port)
PORTE (In I/O Port Mode) 68
PWM Mode 91
RA0/AN0:RA1/AN1 Pins50
RA2/AN2/VREF-/CVREF Pin51
RA3/AN3/VREF+ Pin
RA4/T0CKI/C1OUT Pin 51
RA5/AN4/LVDIN/SS/C2OUT Pin
RB0/INT/AN12 Pin57
RB1/AN10 Pin57
RB2/AN8 Pin
RB3/CCP2/AN9 Pin
RB4/AN11 Pin
RB5/AN13/CCP3 Pin
RB6/PGC Pin
RB7/PGD Pin
Recommended MCLR Circuit
System Clock
Timer0/WDT Prescaler
Timer0/WD111escale1
Timer 2
USART Receive
USART Receive
Watchdog Timer (WDT) 186
BOR. See Brown-out Reset.
BRG. See Baud Rate Generator.
BRGH Bit 135
Brown-out Reset (BOR) 169, 172, 173, 179, 180
Bus Collision During a Repeated Start Condition 130
Bus Collision During a Start Condition 128
Bus Collision During a Stop Condition 131

С

02
02
02
87
89
89
90
89
90
90
90
92
87
91
91
91
90
92

Setup for PWM Operation	
Special Event Trigger	
Timer Resources	
CCP1 Module	
CCP2 Module	
CCP3 Module	
CCPR1H Register	
CCPR1L Register	
CCPxM<3:0> Bits	
CCPxX and CCPxY Bits	
Clock Sources	
Selection Using OSCCON Register	
Clock Switching	
Modes (table)	
Transition and the Watchdog Timer	
Code Examples	
Call of a Subroutine in Page 1 from Page 0	
Changing Between Capture Prescalers	
Changing Prescaler Assignment from	
WDT to Timer0	
Flash Program Read	
Implementing a Real-Time Clock Using a	
Timer1 Interrupt Service	
Indirect Addressing	
Initializing PORTA	
Loading the SSPBUF (SSPSR) Register	
Reading a 16-bit Free Running Timer	
Saving Status and W Registers in RAM	
Writing a 16-bit Free Running Timer	
Code Protection	
Comparator Module	
Analog Input Connection Considerations	
Associated Registers	
Configuration	
Effects of a Reset	
Interrupts	
Operation	
Operation During Sleep	
Outputs	
Reference	
Response Time	
Comparator Specifications	
Comparator Voltage Reference	
Associated Registers	
Computed GOTO	-
Configuration Bits	
Conversion Considerations	
Crystal and Ceramic Resonators	
P	
-	45
Data Memory	
Bank Select (RP1:RP0 Bits)	
General Purpose Registers	15

General Purpose Registers	
Map for PIC16F737 and PIC16F767	
Map for PIC16F747 and PIC16F777	
Special Function Registers	
DC and AC Characteristics	
Graphs and Tables	
DC Characteristics	209, 217
Internal RC Accuracy	
Power-down and Supply Current	210

Demonstration Boards	
PICDEM 1	204
PICDEM 17	204
PICDEM 18R PIC18C601/801	205
PICDEM 2 Plus	204
PICDEM 3 PIC16C92X	204
PICDEM 4	204
PICDEM LIN PIC16C43X	205
PICDEM USB PIC16C7X5	205
PICDEM.net Internet/Ethernet	204
Development Support	
Device Differences	249
Device Overview	5
Features	5
Direct Addressing	30

Е

Electrical Characteristics	
Evaluation and Programming Tools	
External Clock Input	34
External Reference Signal	163

F

Fail-Safe Clock Monitor	169,	189
Firmware Instructions		193
FSR Register		30

G

General Call Address Support	116
I	
I/O Ports	49
I ² C Mode	
Registers	102
I ² C Mode	102
ACK Pulse 106,	107
Acknowledge Sequence Timing	126
Baud Rate Generator	119
Bus Collision	
Repeated Start Condition	130
Start Condition	128
Stop Condition	
Clock Arbitration	
Effect of a Reset	
General Call Address Support	
Master Mode	
Operation	
Repeated Start Condition Timing	
Master Mode Reception	
Master Mode Start Condition	
Master Mode Transmission	123
Multi-Master Communication, Bus Collision	407
and Arbitration	
Multi-Master Mode	
Read/Write Bit Information (R/W Bit) 106, Serial Clock (RC3/SCK/SCL)	
Slave Mode Addressing	
Reception	
Transmission	-
Sleep Operation	-
Stop Condition Timing	
	120

ID Locations	169, 192
In-Circuit Debugger	192
In-Circuit Serial Programming	
In-Circuit Serial Programming (ICSP)	192
INDF Register	30
Indirect Addressing	
FSR Register	15
Instruction Format	193
Instruction Set	193
ADDLW	
ADDWF	
ANDLW	
ANDWF	
BCF	
BSF	
BTFSC	
BTFSS	
CALL	
CLRF CLRW	
CLRW	
COMF	
DECF	
DECF	
GOTO	-
INCF	
INCFSZ	
IORLW	-
IORWF	
MOVF	-
MOVLW	
MOVWF	
NOP	
RETFIE	
RETLW	
RETURN	
RLF	199
RRF	199
SLEEP	199
SUBLW	199
SUBWF	199
SWAPF	200
XORLW	
XORWF	
Summary Table	194
INT Interrupt (RB0/INT). See Interrupt Sources.	
INTCON Register	
GIE Bit	
INTOIE Bit	
INTOIF Bit	
PEIE Bit	
RBIF Bit	
TMR0IE Bit	23
Inter-Integrated Circuit. See I ² C. Internal Oscillator Block	2 E
INTRC Modes	
INTRC Modes Internal Reference Signal	
Interrupt Sources	
A/D Conversion Complete	
Interrupt-on-Change (RB7:RB4)	
RB0/INT Pin, External	
TMR0 Overflow	
USART Receive/Transmit Complete	

Interrupts	
Exiting Sleep with	48
Synchronous Serial Port Interrupt	25
Interrupts, Context Saving During	185
Interrupts, Enable Bits	
Global Interrupt Enable (GIE Bit)	23, 184
Interrupt-on-Change (RB7:RB4) Enable	
(RBIE Bit)	
Peripheral Interrupt Enable (PEIE Bit)	23
RB0/INT Enable (INT0IE Bit)	23
TMR0 Overflow Enable (TMR0IE Bit)	23
Interrupts, Flag Bits	
Interrupt-on Change (RB7:RB4) Flag	
(RBIF Bit)	23
Interrupt-on-Change (RB7:RB4) Flag	
(RBIF Bit)	23, 56, 185
RB0/INT Flag (INT0IF Bit)	
TMR0 Overflow Flag (TMR0IF Bit)	185
INTRC Modes	
Adjustment	36
L	
Load Conditions	221
Loading of PC	20

Load Conditions. 221 Loading of PC 29 Low-Voltage Detect 174 Characteristics 220 Effects of a Reset 178 Operation 177 Current Consumption 178 Reference Voltage Set Point 178 Operation During Sleep 178 Low-Voltage Detect (LVD) 169 LVD. See Low-Voltage Detect. 169

М

Master Clear (MCLR)
MCLR Reset, Normal Operation 172, 179, 180
MCLR Reset, Sleep 172, 179, 180
Operation and ESD Protection 173
Master Synchronous Serial Port (MSSP). See MSSP.
MCLR/VPP/RE3 Pin 8
MCLR/VPP/RE3 Pin 11
Memory Organization 15
Data Memory 15
Program Memory 15
Program Memory and Stack Maps 15
MPLAB ASM30 Assembler, Linker, Librarian 202
MPLAB ICD 2 In-Circuit Debugger 203
MPLAB ICE 2000 High-Performance
Universal In-Circuit Emulator
MPLAB ICE 4000 High-Performance
Universal In-Circuit Emulator
MPLAB Integrated Development
Environment Software 201
MPLINK Object Linker/MPLIB Object Librarian 202
MSSP
I ² C Mode. See I ² C.
SPI Mode
SPI Mode. See SPI.
MSSP Mode
SPI Slave Mode99

MSSP Module	
Clock Stretching	112
10-bit Slave Receive Mode (SEN = 1)	112
10-bit Slave Transmit Mode	112
7-bit Slave Receive Mode (SEN = 1)	112
7-bit Slave Transmit Mode	112
Clock Synchronization and the CKP Bit	113
Control Registers (General)	93
Operation	
Overview	93
SPI Master Mode	
SSPBUF	98
SSPSR	
Multi-Master Mode	127

0

Opcode Field Descriptions OPTION_REG Register	193
INTEDG Bit	
PS2:PS0 Bits	
PSA Bit	
RBPU Bit	
T0CS Bit	
T0SE Bit	22
OSC1/CLKI/RA7 Pin	
OSC2/CLKO/RA6 Pin	
Oscillator Configuration	
ECIO	
EXTRC	
HS	33, 179
INTIO1	
INTIO2	
INTRC	
LP	33, 179
RC	33, 35
RCIO	
XT	33, 179
Oscillator Control Register	
Modifying IRCF Bits	
Clock Transition Sequence	40
Oscillator Delay upon Power-up, Wake-up	
and Clock Switching	
Oscillator Start-up Timer (OST)	
Oscillator Switching	

Ρ

Packaging Marking	
Paging, Program Memory	
Parallel Slave Port	
Associated Registers	
Parallel Slave Port (PSP)	
RE0/RD/AN5 Pin	
RE1/WR/AN6 Pin	
RE2/CS/AN7 Pin	
Select (PSPMODE Bit)	
PCL Register	
PCLATH Register	
PCON Register	
POR Bit	
Peripheral Interrupt (PEIE Bit)	
PICkit 1 Flash Starter Kit	
PICSTART Plus Development Programmer	

Pinout Descriptions	
PIC16F737/PIC16F767 8-1	
PIC16F747/PIC16F777 11-1	
PMADR Register	
POP	29
POR. See Power-on Reset.	
PORTA	11
Associated Registers	55
PORTA Register	49
TRISA Register	49
PORTA Register	
PORTB	
Associated Registers	34
PORTB Register	56
Pull-up Enable (RBPU Bit)2	22
RB0/INT Edge Select (INTEDG Bit) 2	22
RB0/INT Pin, External18	35
RB7:RB4 Interrupt-on-Change18	35
RB7:RB4 Interrupt-on-Change Enable	
(RBIE Bit)	35
RB7:RB4 Interrupt-on-Change Flag	
(RBIF Bit)	35
TRISB Register	56
PORTB Register	
PORTC 10, 1	13
Associated Registers6	66
PORTC Register	
RC3/SCK/SCL Pin 10)7
RC6/TX/CK Pin13	
RC7/RX/DT Pin	
TRISC Register	
PORTC Register	
PORTD	
Associated Registers6	
Parallel Slave Port (PSP) Function	
PORTD Register	
TRISD Register	
PORTD Register	
PORTE	
Analog Port Pins	
Associated Registers	
Input Buffer Full Status (IBF Bit)	
Input Buffer Overflow (IBOV Bit)	
PORTE Register	
PSP Mode Select (PSPMODE Bit)	
RE0/RD/AN5 Pin	
RE1/WR/AN6 Pin	
RE2/CS/AN7 Pin	
TRISE Register	
PORTE Register	
Postscalar W/DT	
Postscaler, WDT	58
Assignment (PSA Bit)2	58 22
Assignment (PSA Bit)	58 22 22
Assignment (PSA Bit)	58 22 22 41
Assignment (PSA Bit)	58 22 22 41 41
Assignment (PSA Bit)	58 22 22 41 41 42
Assignment (PSA Bit)	58 22 22 41 41 42
Assignment (PSA Bit)	58 22 22 41 41 42 43
Assignment (PSA Bit)	58 22 22 41 41 42 43 30
Assignment (PSA Bit)	58 22 22 41 41 42 43 30 28
Assignment (PSA Bit)	58 22 22 41 41 42 43 30 28 78
Assignment (PSA Bit)	58 22 22 41 41 42 43 30 28 78 72

Power-up Timer (PWRT) 169, 173 PR2 Register
Prescaler, Timer0
Assignment (PSA Bit)22
Rate Select (PS2:PS0 Bits)22
PRO MATE II Universal Device Programmer
Program Counter
Reset Conditions
Program Memory
Flash
Associated Registers
Interrupt Vector15
Memory and Stack Maps15
Operation During Code-Protect
Organization15
Paging
PMADR Register
PMADRH Register
Reading
Reading Flash
Reading, PMADR Register 31
Reading, PMADRH Register
Reading, PMCON1 Register
Reading, PMDATA Register
Reading, PMDATH Register
Reset Vector15
Program Verification
Programming, Device Instructions
PUSH

R

RA1/AN1 Pin
RA2/AN2/VREF-/CVREF Pin
RA3/AN3/VREF+ Pin
RA4/T0CKI/C1OUT Pin
RA5/AN4/LVDIN/SS/C2OUT Pin8, 11
RAM. See Data Memory.
RB0/INT/AN12 Pin
RB1/AN10 Pin9, 12
RB2/AN8 Pin
RB3/CCP2/AN9 Pin9, 12
RB4/AN11 Pin9, 12
RB5/AN13/CCP3 Pin9, 12
RB6/PGC Pin
RB7/PGD Pin
RC0/T1OSO/T1CKI Pin 10, 13
RC1/T1OSI/CCP2 Pin
RC2/CCP1 Pin 10, 13
RC3/SCK/SCL Pin 10, 13
RC4/SDI/SDA Pin 10, 13
RC5/SDO Pin10, 13
RC6/TX/CK Pin 10, 13
RC7/RX/DT Pin10, 13
RCIO Oscillator
RCSTA Register
ADDEN Bit 134
CREN Bit134
FERR Bit134
OERR Bit 134
RX9 Bit134
RX9D Bit134
SPEN Bit 133, 134
SREN Bit134
RD0/PSP0 Pin

RD1/PSP1 Pin 14	4
RD2/PSP2 Pin 14	4
RD3/PSP3 Pin 14	
RD4/PSP4 Pin 14	
RD5/PSP5 Pin 14	
RD6/PSP6 Pin	
RD7/ <u>PS</u> P7 Pin	
RE0/ <u>RD</u> /AN5 Pin 14	
RE1/WR/AN6 Pin	
RE2/CS/AN7 Pin14	
Read-Modify-Write Operations 193	
Register File	5
Registers	
ADCON0 (A/D Control 0) 152	
ADCON1 (A/D Control 1) 15	3
CCPxCON (CCPx Control)	
CMCON (Comparator Control)	
CVRCON (Voltage Reference Control)	
Initialization Conditions (table)	
INTCON (Interrupt Control)	
LVDCON (LVD Control)	
OPTION_REG	
OSCCON (Oscillator Control)	
OSCTUNE (Oscillator Tuning)	
PCON (Power Control)	
PIE1 (Peripheral Interrupt Enable 1) 24	
PIE2 (Peripheral Interrupt Enable 2) 20	
PIR1 (Peripheral Interrupt Request 1)	
PIR2 (Peripheral Interrupt Request 2)	
PMCON1 (Program Memory Control 1)	
RCSTA (Receive Status and Control)	
Special Function, Summary	0
SSPCON (MSSP Control) Register 1	
(I ² C Mode)	4
SSPCON (MSSP Control) Register 1	_
(SPI Mode)	5
SSPCON2 (MSSP Control) Register 2	_
(I ² C Mode)	5
SSPSTAT (MSSP Status), I ² C Mode 103	
SSPSTAT (MSSP Status), SPI Mode	
22 Status	
T1CON (Timer1 Control)	
T2CON (Timer2 Control)	
TRISE	
TXSTA (Transmit Status and Control)	
WDTCON (WDT Control)	
Reset	2
Brown-out Reset (BOR). See Brown-out Reset (BOR). MCLR Reset. See MCLR.	
Power-on Reset (POR). See Power-on Reset (POR).	
Reset Conditions for All Registers	
Reset Conditions for PCON Register	
Reset Conditions for Program Counter	
Reset Conditions for Status Register	9
WDT Reset. See Watchdog Timer (WDT).	~
Revision History	9
S	
SCI. See USART.	
SCI. SEE USART. SCK	ç
SDI	
SDO	
Serial Clock, SCK	
Serial Communication Interface. See USART.	5

Serial Data In, SDI Serial Data Out, SDO Serial Peripheral Interface. See SPI.	
Slave Select Synchronization	
Slave Select, SS	
Sleep	
Software Simulator (MPLAB SIM)	
Software Simulator (MPLAB SIM30)	
Special Features of the CPU	
Special Function Registers	
SPI Mode	
Associated Registers	,
Bus Mode Compatibility	
Effects of a Reset	
Enabling SPI I/O	
Master Mode	
Master/Slave Connection	
Serial Clock	
Serial Data In	
Serial Data Out	
Slave Select	
Slave Select Synchronization	
Sleep Operation	
SPI Clock	
Typical Connection	
SS	93
SSP	
SPI Master/Slave Connection	
SSPIF Bit	
SSPOV	
SSPSTAT Register	
eer en nagional	
R/W Bit	106, 107
R/W Bit	
R/W Bit	
R/W Bit	
R/W Bit Stack Overflows Underflow Status Register	29 29 29
R/W Bit Stack Overflows Underflow	29 29 29
R/W Bit Stack Overflows Underflow Status Register	29 29 29 21
R/W Bit Stack Overflows Underflow Status Register C Bit	29 29 29 21 21
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit	
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit IRP Bit PD Bit	
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit IRP Bit	29 29 29 29 21 21 21 21 21 21, 172 21, 172
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit IRP Bit PD Bit TO Bit	29 29 29 29 21 21 21 21 21 21, 172 21, 172
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit IRP Bit PD Bit TO Bit Z Bit Synchronous Master Reception	29 29 29 21 21 21 21 21 21, 172 21, 172 21, 172 21
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit IRP Bit TO Bit Z Bit Synchronous Master Reception Associated Registers	29 29 29 21 21 21 21 21, 172 21, 172 21, 172 21 21
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit PD Bit TO Bit Z Bit Synchronous Master Reception Associated Registers Synchronous Master Transmission	29 29 29 21 21 21 21 21, 172 21, 172 21, 172 21 21 46
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit PD Bit TO Bit Z Bit Synchronous Master Reception Associated Registers Synchronous Master Transmission Associated Registers	29 29 29 21 21 21 21 21, 172 21, 172 21, 172 21 21 46
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit PD Bit TO Bit Z Bit Synchronous Master Reception Associated Registers Synchronous Master Transmission Associated Registers Synchronous Serial Port Interrupt Flag Bit (SSPIF	29 29 29 21 21 21 21 21, 172 21, 172 21, 172 21 21 46
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit PD Bit TO Bit Z Bit Synchronous Master Reception Associated Registers Synchronous Master Transmission Associated Registers Synchronous Serial Port Interrupt Flag Bit (SSPIF Synchronous Slave Reception	29 29 29 21 21 21 21 21, 172 21, 172 21, 172 21 146
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit PD Bit TO Bit Z Bit Synchronous Master Reception Associated Registers Synchronous Master Transmission Associated Registers Synchronous Serial Port Interrupt Flag Bit (SSPIF Synchronous Slave Reception Associated Registers	29 29 29 21 21 21 21 21, 172 21, 172 21, 172 21 146
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit IRP Bit PD Bit TO Bit Z Bit Synchronous Master Reception Associated Registers Synchronous Master Transmission Associated Registers Synchronous Serial Port Interrupt Flag Bit (SSPIF Synchronous Slave Reception Associated Registers Synchronous Slave Reception Associated Registers Synchronous Slave Reception Associated Registers Synchronous Slave Transmission	29 29 29 21 21 21 21, 172 21, 172 21, 172 21, 172 21 146
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit PD Bit TO Bit Z Bit Synchronous Master Reception Associated Registers Synchronous Master Transmission Associated Registers Synchronous Serial Port Interrupt Flag Bit (SSPIF Synchronous Slave Reception Associated Registers	29 29 29 21 21 21 21, 172 21, 172 21, 172 21, 172 21 146
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit IRP Bit PD Bit TO Bit Z Bit Synchronous Master Reception Associated Registers Synchronous Master Transmission Associated Registers Synchronous Serial Port Interrupt Flag Bit (SSPIF Synchronous Slave Reception Associated Registers Synchronous Slave Reception Associated Registers Synchronous Slave Reception Associated Registers Synchronous Slave Transmission	29 29 29 21 21 21 21, 172 21, 172 21, 172 21, 172 21 146
R/W Bit Stack Overflows Underflow Status Register C Bit DC Bit PD Bit TO Bit Z Bit Synchronous Master Reception Associated Registers Synchronous Master Transmission Associated Registers Synchronous Serial Port Interrupt Flag Bit (SSPIF Synchronous Slave Reception Associated Registers Synchronous Slave Transmission Associated Registers Synchronous Slave Transmission	29 29 29 21 21 21 21, 172 21, 172 21, 172 21, 172 21 146
R/W Bit	29 29 29 21 21 21 21, 172 21, 172 21, 172 21, 172 21 146 5) 25 149 148
R/W Bit	29 29 29 21 21 21 21, 172 21, 172 21, 172 21, 172 21 146
R/W Bit	29 29 29 29 21 21 21 21, 172 21, 172 21, 172 21, 172 21 146 5)25 149 148 148 78 78 78
R/W Bit	29 29 29 29 21 21 21 21, 172 21, 172 21, 172 21, 172 21, 172 21 146 5)25 149 148 148 78
R/W Bit	29 29 29 29 21 21 21 21, 172 21, 172 21, 172 21, 172 21 146 5) 25 149 148 78 78 78 78 78 78 78 78 86
R/W Bit	29 29 29 29 21 21 21 21, 172 21, 172 21, 172 21, 172 21 146 5) 25 149 148 78 78 78 78 78 78 78 78 86 86
R/W Bit	29 29 29 29 21 21 21 21, 172 21, 172 21, 172 21 146 145 5) 25 149 148 78 78 78 78 78 78 78 78 86 86 86 86

Timer	0	73
	Associated Registers	
	Clock Source Edge Select (T0SE Bit)	
	Clock Source Select (TOCS Bit)	
	External Clock	
	nterrupt	
	Dperation	
	Overflow Enable (TMR0IE Bit)	
	Overflow Flag (TMR0IF Bit)1	
	Dverflow Interrupt1 Prescaler	
	1	
	Associated Registers	
F	Asynchronous Counter Mode	80
	Reading and Writing	
	Capacitor Selection	
	Counter Operation	
	Operation	
	Operation in Synchronized Counter Mode	
	Operation in Timer Mode	
	Dscillator	
	Oscillator Layout Considerations	
	Prescaler	
	Resetting Timer1 Register Pair	
	Resetting Timer1 Using a CCP Trigger Output	
ι	Jse as a Real-Time Clock	82
	2	
	Associated Registers	
C	Dutput	85
F	Postscaler	85
	Prescaler	
	Prescaler and Postscaler	85
	g Diagrams	
	VD Conversion2	
A	Acknowledge Sequence 1	26
	Asynchronous Master Transmission1	39
A	Asynchronous Master Transmission	
	(Back to Back) 1	
A	Asynchronous Reception1	40
A	Asynchronous Reception with	
	Address Byte First 1	43
A	Asynchronous Reception with	
	Address Detect 1	43
E	Baud Rate Generator with Clock Arbitration 1	20
E	3RG Reset Due to SDA Arbitration During	
	Start Condition1	29
E	Brown-out Reset 2	24
E	Bus Collision During a Repeated Start	
	Condition (Case 1) 1	30
E	Bus Collision During a Repeated Start	
	Condition (Case 2)1	30
E	Bus Collision During a Stop Condition	
	(Case 1) 1	31
E	Bus Collision During a Stop Condition	
	(Case 2)1	31
E	Bus Collision During Start Condition	
	(SCL = 0) 1	29
E	Bus Collision During Start Condition	-
-	(SDA Only) 1	28
E	Bus Collision for Transmit and Acknowledge	27
	Capture/Compare/PWM (CCP1 and CCP2)	
		-

CLKO and I/O
First Start Bit
I ² C Bus Start/Stop Bits
I ² C Master Mode (Transmission, 7 or 10-bit Address)
I ² C Slave Mode (Transmission, 10-bit Address)
I ² C Slave Mode (Transmission, 7-bit Address)
I ² C Slave Mode with SEN = 0 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 0 (Reception, 7-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception,
7-bit Address)
LP Clock to Primary System Clock after
Reset (EC, RC, INTRC)46
LP Clock to Primary System Clock after
Reset (HS, XT, LP)
Parallel Slave Port
Parallel Slave Port Read
Parallel Slave Port Write
PWM Output
Repeat Start Condition
Reset
Slave Mode General Call Address Sequence
(7 or 10-bit Address Mode) 116
Slave Synchronization
Slow Rise Time (MCLR Tied to VDD
Through RC Network)183
SPI Master Mode (CKE = 0, SMP = 0)
SPI Master Mode (CKE = 1, SMP = 1)
SPI Mode (Master Mode)
SPI Mode (Slave Mode with CKE = 0)
SPI Slave Mode (CKE = 0) 229 SPI Slave Mode (CKE = 1) 229
Start-up Timer
Stop Condition Receive or Transmit Mode
Switching to SEC_RUN Mode
Synchronous Reception
(Master Mode, SREN) 147
Synchronous Transmission145
Synchronous Transmission (Through TXEN)
Time-out Sequence on Power-up (MCLR Tied to VDD Through Pull-up Resistor)
Time-out Sequence on Power-up (MCLR Tied to VDD Through RC Network): Case 1 182
Time-out Sequence on Power-up (MCLR
Tied to VDD Through RC Network): Case 2 182

T : 0	005
Timer0	
Timer1	
Timer1 Incrementing Edge	
Transition Between SEC_RUN/RC_RUN	
and Primary Clock	44
Two-Speed Start-up	188
USART Synchronous Receive	
(Master/Slave)	233
USART Synchronous Transmission	
(Master/Slave)	233
Wake-up from Sleep via Interrupt	191
Watchdog Timer	
XT, HS, LP, EC, EXTRC to RC_RUN Mode	
Timing Parameter Symbology	
Timing Requirements	
Capture/Compare/PWM (CCP1 and CCP2)	226
CLKO and I/O	
External Clock	
I ² C Bus Data	
I ² C Bus Start/Stop Bits	
Parallel Slave Port	
Reset, Watchdog Timer, Oscillator	
Start-up Timer, Power-up Timer	
and Brown-out Reset	
SPI Mode	
Timer0 and Timer1 External Clock	
USART Synchronous Receive	
USART Synchronous Transmission	233
TMR1CS Bit	
TMR1ON Bit	
TMR2ON Bit	86
TOUTPS<3:0> Bits	86
TRISA Register	49
TRISB Register	56
TRISC Register	65
TRISD Register	67
TRISE Register	
IBF Bit	
IBOV Bit	
PSPMODE Bit	
Two-Speed Clock Start-up Mode	
Two-Speed Start-up	
TXSTA Register	
BRGH Bit	133
CSRC Bit	
TRMT Bit	
TX9 Bit	
TX9D Bit	
TXEN Bit	

ບ ບຣ

SART	133
Address Detect Enable (ADDEN Bit)	134
Asynchronous Mode	138
Asynchronous Receive (9-bit Mode)	142
Asynchronous Receive with Address Detect.	
See Asynchronous Receive (9-bit Mode).	
Asynchronous Receiver	140
Asynchronous Reception	141
Asynchronous Transmitter	138

Baud Rate Generator (BRG)135				
Associated Registers135				
Baud Rate Formula135				
Baud Rates, Asynchronous Mode				
(BRGH = 0)				
Baud Rates, Asynchronous Mode				
(BRGH = 1)				
High Baud Rate Select (BRGH Bit)133				
INTRC Baud Rates, Asynchronous Mode				
(BRGH = 0)				
INTRC Baud Rates, Asynchronous Mode				
(BRGH = 1)				
Sampling				
Clock Source Select (CSRC Bit)				
Continuous Receive Enable (CREN Bit)				
Framing Error (FERR Bit)				
Overrun Error (OERR Bit)				
Receive Data, 9th bit (RX9D Bit)				
Receive Enable, 9-bit (RX9 Bit)				
Serial Port Enable (SPEN Bit)133, 134				
Single Receive Enable (SREN Bit)				
Synchronous Master Mode144				
Synchronous Master Reception				
Synchronous Master Transmission144				
Synchronous Slave Mode148				
Synchronous Slave Reception				
Synchronous Slave Transmit148				
Transmit Data, 9th Bit (TX9D)133				
Transmit Enable (TXEN Bit)				
Transmit Enable, Nine-bit (TX9 Bit)				
Transmit Shift Register Status (TRMT Bit)133				

V

Voltage Reference Specifications	219
----------------------------------	-----

W

Wake-up from Sleep	169, 190
Interrupts	179, 180
MCLR Reset	180
WDT Reset	180
Wake-up Using Interrupts	191
Watchdog Timer (WDT)	
Associated Registers	
WDT Reset, Normal Operation	
WDT Reset, Sleep	172, 179, 180
WCOL	121, 123, 126
WCOL Status Flag	121
WWW, On-Line Support	

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape[®] or Microsoft[®] Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

042003

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent				
RE:	Reader Response					
Fron	n: Name					
	Company					
	Telephone: ()	FAX: ()				
Application (optional):						
Wou	ld you like a reply? <u>Y</u>					
Devi	ce: PIC16F7X7	Literature Number: DS30498B				
Que	stions:					
1. \	What are the best features of this do	ocument?				
-						
2. I	How does this document meet your	hardware and software development needs?				
_						
_						
3. I	Do you find the organization of this o	document easy to follow? If not, why?				
_						
_						
4. \	What additions to the document do y	you think would enhance the structure and subject?				
_						
-						
5. \	What deletions from the document c	ould be made without affecting the overall usefulness?				
-						
-						
6. I	s there any incorrect or misleading	information (what and where)?				
-						
-						
7. I	7. How would you improve this document?					
-						
-						

PIC16F7X7 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x <u>/xx xxx</u> T T	Examples:
Device	Temperature Package Pattern Range	 a) PIC16F777-I/P 301 = Industrial temp., PDIP package, normal VDD limits, QTP pattern #301. b) PIC16LF767-I/SO = Industrial temp., SOIC package, extended VDD limits.
Device	PIC16F7X7 ⁽¹⁾ , PIC16F7X7T ⁽¹⁾ ; VDD range 4.0V to 5.5V PIC16LF7X7 ⁽¹⁾ , PIC16LF7X7T ⁽¹⁾ ; VDD range 2.0V to 5.5V	c) PIC16F747-E/P = Extended temp., PDIP package, normal VDD limits.
Temperature Range	$I = -40^{\circ}C \text{ to } +85^{\circ}C \text{ (Industrial)}$ $E = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (Extended)}$	Note 1: F = CMOS Flash LF = Low-Power CMOS Flash
Package	ML = QFN (Micro Lead Frame) PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP SS = SSOP	 2: T = in tape and reel – SOIC, SSOP, TQFP packages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou Unit 28F, World Trade Plaza

No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde

Room 401, Hongjian Building No. 2 Fengxiangnan Road, Ronggui Town Shunde City, Guangdong 528303, China Tel: 86-765-8395507 Fax: 86-765-8395571

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062 Japan Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45-4420-9895 Fax: 45-4420-9910 France Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79 Germany

Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy

Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands

P. A. De Biesbosch 14 NL-5152 SC Drunen, Netherlands Tel: 31-416-690399 Fax: 31-416-690340 United Kingdom 505 Eskdale Road Winnersh Triangle

Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

07/28/03