# CMOS STATIC RAM 16K (2K x 8 BIT)

IDT6116SA IDT6116LA

#### **FEATURES:**

- · High-speed access and chip select times
  - Military: 20/25/35/45/55/70/90/120/150ns (max.)
  - Commercial: 15/20/25/35/45ns (max.)
- Low-power consumption
- · Battery backup operation
  - 2V data retention voltage (LA version only)
- Produced with advanced CMOS high-performance technology
- CMOS process virtually eliminates alpha particle soft-error rates
- Input and output directly TTL-compatible
- · Static operation: no clocks or refresh required
- Available in ceramic and plastic 24-pin DIP, 24-pin Thin Dip and 24-pin SOIC and 24-pin SOJ
- · Military product compliant to MIL-STD-833, Class B

#### **DESCRIPTION:**

The IDT6116SA/LA is a 16,384-bit high-speed static RAM organized as 2K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.


Access times as fast as 15ns are available. The circuit also offers a reduced power standby mode. When  $\overline{\text{CS}}$  goes HIGH, the circuit will automatically go to, and remain in, a standby power mode, as long as  $\overline{\text{CS}}$  remains HIGH. This capability provides significant system level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only  $1\mu\text{W}$  to  $4\mu\text{W}$  operating off a 2V battery.

All inputs and outputs of the IDT6116SA/LA are TTL-compatible. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT6116SA/LA is packaged in 24-pin 600 and 300 mil plastic or ceramic DIP and a 24-lead gull-wing SOIC, and a 24-lead J-bend SOJ providing high board-level packing densities.


Military grade product is manufactured in compliance to the latest version of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is aregistered trademark of Integrated Device Technology, Inc.

#### **PIN CONFIGURATIONS**



3089 drw 02

DIP/SOIC/SOJ TOP VIEW

#### **PIN DESCRIPTIONS**

A0-A13	Address Inputs
I/O0–I/O7	Data Input/Output
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

3089 tbl 01

#### **CAPACITANCE** (TA = $+25^{\circ}$ C, F = 1.0 MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
CI/O	I/O Capacitance	Vout = 0V	8	pF

NOTE:

3089 tbl 03

 This parameter is determined by device characterization, but is not production tested.

### **ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to +7.0	V
ТА	Operating Temperature	0 to + 70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to + 125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to + 125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

NOTES:

3089 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc +0.5V.

### TRUTH TABLE(1)

Mode	<u>cs</u>	CS OE WE		I/O
Standby	Н	X	Х	High-Z
Read	L	L	Н	DATAout
Read	L	Н	Н	High-Z
Write	L	Χ	L	DATAIN

NOTE:

3089 tbl 02

5.1

1.  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't Care.

2

### **RECOMMENDED OPERATING** TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	vcc
Military	−55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

3089 tbl 05

### **RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit					
Vcc	Supply Voltage	4.5	5.0	5.5 <sup>(2)</sup>	V					
GND	Supply Ground	0	0	0	V					
ViH	Input High Voltage	2.2	3.5	Vcc +0.5	V					
VIL	Input Low Voltage	$-0.5^{(1)}$	_	8.0	V					
NOTES: 308										

#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

				IDT61	16SA	IDT6		
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Unit
			MIL.	_	10	_	5	
ILI	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	COM'L.	_	5	_	2	μΑ
		Vcc = Max.	MIL.	_	10	_	5	
ILO	Output Leakage Current	$\overline{\text{CS}}$ = VIH, VOUT = GND to VCC	COM'L.	_	5	_	2	μΑ
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.		_	0.4	_	0.4	V
Vон	Output High Voltage	IOH = $-4$ mA, VCC = Min.	•	2.4	_	2.4	_	V

3089 tbl 07

# DC ELECTRICAL CHARACTERISTICS (1)

 $VCC = 5.0V \pm 10\%$ , VLC = 0.2V, VHC = VCC - 0.2V

				6116SA15 <sup>(2)</sup> 6116LA15 <sup>(2)</sup>		6116SA20 6116LA20		6116SA25 6116LA25		6116SA35 6116LA35	
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current, CS ≤ VIL,	SA	105	_	105	130	80	90	80	90	mA
	Outputs Open, Vcc = Max., f = 0	LA	95	_	95	120	75	85	75	85	
ICC2	Dynamic Operating Current, CS ≤ VIL,	SA	150	_	130	150	120	135	100	115	mA
	VCC = Max., Outputs Open, f = fMAX <sup>(4)</sup>	LA	140	_	120	140	110	125	95	105	
ISB	Standby Power Supply Current (TTL Level)	SA	40	_	40	50	40	45	25	35	mA
	$\overline{\text{CS}} \ge \text{VIH}, \text{VCC} = \text{Max.},$ Outputs Open, $f = \text{fMAX}^{(4)}$	LA	35	_	35	45	35	40	25	30	
ISB1	Full Standby Power Supply Current	SA	2	_	2	10	2	10	2	10	mA
	(CMOS Level), $\overline{CS} \ge VHC$ , $VCC = Max.$ , $VIN \ge VHC$ or $VIN \le VLC$ , $f = 0$	LA	0.1	_	0.1	0.9	0.1	0.9	0.1	0.9	

#### NOTES:

3089 tbl 08

- 1. All values are maximum guaranteed values.
- 2. 0°C to + 70°C temperature range only.
- 3. -55°C to + 125°C temperature range only.
- 4. fMAX = 1/tRC, only address inputs are cycling at fMAX, f = 0 means address inputs are not changing.

5.1 3

<sup>1.</sup> VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

<sup>2.</sup> Vin must not exceed Vcc +0.5V.

# DC ELECTRICAL CHARACTERISTICS (1) (Continued)

 $VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V$ 

			6116S 6116L		6116S			SA70 <sup>(3)</sup> -A70 <sup>(3)</sup>	6116S 6116L		6116SA 6116LA		6116SA 6116LA		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current, CS ≤ VIL,	SA	80	90	_	90		90	_	90	_	90	_	90	mA
	Outputs Open, Vcc = Max., f = 0	LA	75	85	_	85		85		85		85	_	85	
ICC2	Dynamic Operating Current, CS ≤ VIL,	SA	100	100	_	100		100		100	_	100	_	90	mA
	VCC = Max., Outputs Open, f = fMAX <sup>(4)</sup>	LA	90	95	_	90		90		85		85	_	85	
ISB	Standby Power Supply Current (TTL Level)	SA	25	25	_	25		25		25		25	_	25	mA
	$\overline{\text{CS}} \ge \text{ViH}, \ \text{Vcc} = \text{Max.},$ Outputs Open, $f = \text{fMAX}^{(4)}$	LA	20	20	_	20		20		25		15	_	15	
ISB1	Full Standby Power Supply Current	SA	2	10	_	10		10		10	_	10	_	10	mA
	(CMOS Level), $\overline{CS} \ge V_{HC}$ , VCC = Max., VIN $\ge V_{HC}$ or VIN $\le V_{LC}$ , f = 0	LA	0.1	0.9	_	0.9	_	0.9	_	0.9	_	0.9	_	0.9	

NOTES:

3089 tbl 09

- 1. All values are maximum guaranteed values.
- 2.  $0^{\circ}$ C to +  $70^{\circ}$ C temperature range only.
- 3. -55°C to + 125°C temperature range only.
- 4.  $f_{MAX} = 1/t_{RC}$ , only address inouts are toggling at  $f_{MAX}$ , f = 0 means address inputs are not changing.

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(LA Version Only) VLC = 0.2V, VHC = VCC - 0.2V


					Typ. <sup>(1)</sup>		Max.		
					Vcc		Vcc		
Symbol	Parameter	Test Conditions		Min.	2.0V	3.0V	2.0V	3.0V	Unit
Vdr	Vcc for Data Retention	_		2.0	_	_		_	V
ICCDR	Data Retention Current		MIL.	_	0.5	1.5	200	300	μΑ
		<del>CS</del> ≥ VHC	COM'L.	_	0.5	1.5	20	30	
tCDR <sup>(3)</sup>	Data Deselect to Data Retention Time	VIN ≥ VHC or ≤ VL	VIN ≥ VHC or ≤ VLC		0	_	_	_	ns
tR <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>	_	_	_	_	ns
ILI	Input Leakage Current			_	_	_	2	2	μΑ

#### NOTES:

3089 tbl 10

- 1.  $TA = +25^{\circ}C$
- 2. tRC = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

# **LOW Vcc DATA RETENTION WAVEFORM**



### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3089 tbl 11




Figure 1. AC Test Load




Figure 2. AC Test Load (for toLz, tcLz, toHz, twHz, tcHz & tow)

3089 drw 05

\*Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS (Vcc = $5V \pm 10\%$ , All Temperature Ranges)

			6116SA15 <sup>(1)</sup> 6116LA15 <sup>(1)</sup>		6SA20 6LA20		SA25 LA25		SA35 LA35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ C	CYCLE									
tRC	Read Cycle Time	15	_	20	_	25	_	35	_	ns
tAA	Address Access Time	_	15	_	19	_	25	_	35	ns
tacs	Chip Select Access Time	_	15	_	20	_	25	_	35	ns
tCLZ <sup>(3)</sup>	Chip Select to Output in Low-Z	5	_	5	_	5	_	5	_	ns
tOE	Output Enable to Output Valid	_	10	_	10	_	13	_	20	ns
toLZ <sup>(3)</sup>	Output Enable to Output in Low-Z	0	_	0	_	5	_	5	_	ns
tCHZ <sup>(3)</sup>	Chip Deselect to Output in High-Z	_	10	_	11	_	12	_	15	ns
toHZ <sup>(3)</sup>	Output Disable to Output in High-Z	_	8	_	8	_	10	_	13	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	ns
tPU <sup>(3)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	_	0	_	ns
tPD <sup>(3)</sup>	Chip Deselect to Power- Down Time	_	15	_	20	_	25	_	35	ns

3089 tbl 12

## AC ELECTRICAL CHARACTERISTICS (Vcc = 5V ± 10%, All Temperature Ranges) (Continued)


		6116SA45 6116LA45		6116SA55 <sup>(2)</sup> 6116LA55 <sup>(2)</sup>		6116SA70 <sup>(2)</sup> 6116LA70 <sup>(2)</sup>				6116SA120 <sup>(2)</sup> 6116LA120 <sup>(2)</sup>				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE														
trc	Read Cycle Time	45	_	55	_	70	_	90	_	120	_	150	_	ns
taa	Address Access Time	_	45	_	55	_	70	_	90	_	120	_	150	ns
tacs	Chip Select Access Time		45	_	50	_	65	_	90	_	120		150	ns
tCLZ <sup>(3)</sup>	Chip Select to Output in Low-Z	5	_	5	_	5	_	5	_	5	_	5	_	ns
tOE	Output Enable to Output Valid		25	_	40	_	50	_	60	_	80	_	100	ns
tolz <sup>(3)</sup>	Output Enable to Output in Low-Z	5	_	5	_	5	_	5	_	5	_	5	_	ns
tCHZ <sup>(3)</sup>	Chip Deselect to Output in High-Z	_	20	_	30	_	35	_	40	_	40	_	40	ns
toHZ <sup>(3)</sup>	Output Disable to Output in High-Z	_	15	_	30	_	35	_	40	_	40	_	40	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	5	_	5	_	ns
NOTES:													30	089 tbl 13

5.1


- 1.  $0^{\circ}$ C to +  $70^{\circ}$ C temperature range only.
- 2. -55°C to + 125°C temperature range only.
- 3. This parameter guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

6


# TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1, 3)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4)



# TIMING WAVEFORM OF READ CYCLE NO. 3 (1, 3, 4)



#### NOTES:

- 1. WE is HIGH for Read cycle.
- 2. Device is continously selected,  $\overline{\text{CS}}$  is LOW.
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition LOW.
- 4.  $\overline{\text{OE}}$  is LOW.
- 5. Transition is measured  $\pm 500 \text{mV}$  from steady state.

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5V ± 10%, All Temperature Ranges)

		6116S 6116L	A15 <sup>(1)</sup> A15 <sup>(1)</sup>	_	6SA20 6LA20	_	6SA25 6LA25	6116SA35 6116LA35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE	CYCLE									
twc	Write Cycle Time	15	_	20	_	25	_	35	_	ns
tcw	Chip Select to End-of- Write	13	_	15	_	17	_	25	_	ns
taw	Address Valid to End- of-Write	14	_	15	_	17	_	25	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	12	_	12	_	15	_	20	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	ns
twHZ <sup>(3)</sup>	Write to Output in High-Z	_	7	_	8	_	16	_	20	ns
tow	Data to Write Time Overlap	12	_	12	_	13	_	15	_	ns
tDH <sup>(4)</sup>	Data Hold from Write Time	0	_	0	_	0	_	0	_	ns
tow <sup>(3,4)</sup>	Output Active from End-of-Write	0	_	0	_	0	_	0	_	ns

3089 tbl 14

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5V ± 10%, All Temperature Ranges)

		6116SA45 6116LA45		6116SA55 <sup>(2)</sup> 6116LA55 <sup>(2)</sup>		6116SA70 <sup>(2)</sup> 6116LA70 <sup>(2)</sup>		6116SA90 <sup>(2)</sup> 6116LA90 <sup>(2)</sup>		6116SA120 <sup>(2)</sup> 6116LA120 <sup>(2)</sup>		6116SA150 <sup>(2)</sup> 6116LA150 <sup>(2)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.		Min.	Max.	Min.	Max.	Min.	1	Unit
WRITE	CYCLE						ı			I.	•			
twc	Write Cycle Time	45	_	55	_	70	_	90	_	120	_	150	_	ns
tcw	Chip Select to End of Write	30		40	_	40	_	55	_	70	_	90	_	ns
taw	Address Valid to End of Write	30		45	_	65	_	80	_	105	_	120	_	ns
tas	Address Set-up Time	0	-	5	_	15	_	15	_	20	_	20	_	ns
twp	Write Pulse Width	25	-	40	_	40	_	55	_	70	_	90	_	ns
twr	Write Recovery Time	0	-	5	_	5	_	5	_	5	_	10	_	ns
tWHZ <sup>(3)</sup>	Write to Output in High-Z	_	25	_	30	_	35	_	40	_	40	_	40	ns
tow	Data to Write Time Overlap	20		25	_	30	_	30	_	35	_	40	_	ns
tDH <sup>(4)</sup>	Data Hold from Write Time	0		5	_	5	_	5	_	5	_	10	_	ns
tow <sup>(3,4)</sup>	Output Active from End of Write	0	_	0	_	0	_	0		0	_	0	_	ns

# 1. 0°C to +70°C temperature range only.


3089 tbl 15

<sup>2. -55°</sup>C to +125°C temperature range only.


<sup>3.</sup> This parameter guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.

<sup>4.</sup> The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, ( $\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1,\,2,\,5,\,7)}$



# TIMING WAVEFORM OF WRITE CYCLE NO. 2, $(\overline{\text{CS}}\ \text{CONTROLLED}\ \text{TIMING})^{(1,\,2,\,3,\,5,\,7)}$



#### NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$  and a LOW  $\overline{\text{WE}}$ .
- 3. tWR is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and the input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state.
- 6. Transition is measured ±500mV from steady state.
- 7. OE is continuously HIGH. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of twp or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse is the specified twp. For a CS controlled write cycle, OE may be LOW with no degradation to tow.

#### **ORDERING INFORMATION**

