

## FDP038AN06A0 / FDI038AN06A0

# N-Channel PowerTrench<sup>®</sup> MOSFET 60V, 80A, 3.8m $\Omega$


#### **Features**

- $r_{DS(ON)} = 3.5 m\Omega$  (Typ.),  $V_{GS} = 10 V$ ,  $I_D = 80 A$
- $Q_g(tot) = 95nC (Typ.), V_{GS} = 10V$
- Low Miller Charge
- Low Q<sub>RR</sub> Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)

Formerly developmental type 82584

### **Applications**

- Motor / Body Load Control
- ABS Systems
- Powertrain Management
- Injection Systems
- DC-DC converters and Off-line UPS
- Distributed Power Architectures and VRMs
- Primary Switch for 12V and 24V systems



# **MOSFET Maximum Ratings** $T_C = 25$ °C unless otherwise noted

Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain to Source Voltage	60	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
	Drain Current		
	Continuous (T <sub>C</sub> < 151°C, V <sub>GS</sub> = 10V)	80	Α
ID	Continuous ( $T_{amb} = 25^{\circ}C$ , $V_{GS} = 10V$ , with $R_{\theta JA} = 62^{\circ}C/W$ )	17	Α
	Pulsed	Figure 4	Α
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 1)	625	mJ
D	Power dissipation	310	W
$P_{D}$	Derate above 25°C	2.07	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to 175	οС

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-220, TO-262	0.48	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-220, TO-262 (Note 2)	62	°C/W

0.0049 0.0074

0.0078

0.0071

Ω

Package Marking	and Ordering	Information
-----------------	--------------	-------------

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDP038AN06A0	FDP038AN06A0	TO-220AB	Tube	N/A	50 units
FDI038AN06A0	FDI038AN06A0	TO-262AB	Tube	N/A	50 units

### **Electrical Characteristics** $T_C = 25$ °C unless otherwise noted

Symbol	Parameter	Test Co	nditions	Min	Тур	Max	Units
Off Chara	acteristics						
B <sub>VDSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS}$	S = 0V	60	-	-	V
1	Zero Gate Voltage Drain Current	$V_{DS} = 50V$		-	-	1	
DSS	Zero Gate voltage Drain Current	$V_{GS} = 0V$	$T_{\rm C} = 150^{\rm o}{\rm C}$	-	-	250	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20V$		-	-	±100	nΑ
On Chara	acteristics Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D =$	= 250uA	2	_	4	V
*GS(IH)	Cate to Course Timoshela Veltage	$I_D = 80A, V_{GS} =$		-	0.0035	0.0038	
		5 , 65					

 $I_D = 40A$ ,  $V_{GS} = 6V$   $I_D = 80A$ ,  $V_{GS} = 10V$ ,  $T_J = 175^{\circ}C$ 

### **Dynamic Characteristics**

 $r_{DS(ON)}$ 

C <sub>ISS</sub>	Input Capacitance	-V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V, -f = 1MHz		-	6400	-	pF
Coss	Output Capacitance			-	1123	-	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance			-	367	-	pF
$Q_{g(TOT)}$	Total Gate Charge at 10V	$V_{GS} = 0V \text{ to } 10V$			96	124	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 2V$ $V_{DD} =$	30V	-	12	15	nC
$Q_{gs}$	Gate to Source Gate Charge	I <sub>D</sub> = 8		-	26	-	nC
Q <sub>gs2</sub>	Gate Charge Threshold to Plateau	I <sub>g</sub> = 1.	.0mA	-	15	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge			-	27	-	nC

## Switching Characteristics $(V_{GS} = 10V)$

Drain to Source On Resistance


t <sub>ON</sub>	Turn-On Time		-	-	175	ns
t <sub>d(ON)</sub>	Turn-On Delay Time	$V_{DD} = 30V, I_{D} = 80A$ $V_{GS} = 10V, R_{GS} = 2.4\Omega$	-	17	-	ns
t <sub>r</sub>	Rise Time		-	144	-	ns
t <sub>d(OFF)</sub>	Turn-Off Delay Time		-	34	-	ns
t <sub>f</sub>	Fall Time		-	60	-	ns
t <sub>OFF</sub>	Turn-Off Time		-	-	115	ns

#### **Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Voltage	I <sub>SD</sub> = 80A	-	-	1.25	V
	Source to Drain blode voltage	$I_{SD} = 40A$	-	-	1.0	V
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD} = 75A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	38	ns
Q <sub>RR</sub>	Reverse Recovered Charge	$I_{SD} = 75A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	39	nC

Starting T<sub>J</sub> = 25°C, L = 0.255mH, I<sub>AS</sub> = 70A.
 Pulse Width = 100s








Figure 1. Normalized Power Dissipation vs Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

©2010 Fairchild Semiconductor Corporation FDP038AN06A0 / FDI038AN06A0 Rev. B2







Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching

Capability




Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On Resistance vs Drain Current




Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

### **Typical Characteristics** $T_C = 25^{\circ}C$ unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs
Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 14. Gate Charge Waveforms for Constant Gate Current

### **Test Circuits and Waveforms**




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

#### PSPICE Electrical Model .SUBCKT FDP038AN06A0 2 1 3; rev July 04, 2002 Ca 12 8 1.5e-9 Cb 15 14 1.5e-9 LDRAIN DPLCAP DRAIN Cin 6 8 6.1e-9 10 Dbody 7 5 DbodyMOD RLDRAIN RSLC1 Dbreak 5 11 DbreakMOD DBREAK \ Dplcap 10 5 DplcapMOD RSLC2 FSI C 11 Ebreak 11 7 17 18 69.3 50 Eds 14 8 5 8 1 Egs 13 8 6 8 1 DBODY RDRAIN **EBREAK ESG** Esg 6 10 6 8 1 **FVTHRES** Evthres 6 21 19 8 1 $\frac{19}{8}$ Evtemp 20 6 18 22 1 MWFAK LGATE **EVTEMP** GATE **RGATE** 18 22 It 8 17 1 ľъ MMFD 9 20 4 MSTRO RIGATE Lgate 1 9 4.81e-9 **LSOURCE** CIN SOURCE Ldrain 2 5 1.0e-9 Lsource 3 7 4.63e-9 RSOURCE RLSOURCE RLgate 1 9 48.1 RBREAK RLdrain 2 5 10 13 8 14 13 18 RLsource 3 7 46.3 RVTEMP S1B o S2B Mmed 16 6 8 8 MmedMOD СВ 19 CA Mstro 16 6 8 8 MstroMOD IT 14 Mweak 16 21 8 8 MweakMOD VBAT EGS Rbreak 17 18 RbreakMOD 1 8 Rdrain 50 16 Rdrain MOD 1e-4 **RVTHRES** Rgate 9 20 1.36 RSLC1 5 51 RSLCMOD 1e-6 RSLC2 5 50 1e3 Rsource 8 7 RsourceMOD 2.8e-3 Rvthres 22 8 RvthresMOD 1 Rvtemp 18 19 RvtempMOD 1 S1a 6 12 13 8 S1AMOD S1b 13 12 13 8 S1BMOD S2a 6 15 14 13 S2AMOD S2b 13 15 14 13 S2BMOD Vbat 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))\*(PWR(V(5,51)/(1e-6\*250),10))} .MODEL DbodyMOD D (IS=2.4E-11 N=1.04 RS=1.65e-3 TRS1=2.7e-3 TRS2=2e-7 + CJO=4.35e-9 M=5.4e-1 TT=1e-9 XTI=3.9) .MODEL DbreakMOD D (RS=1.5e-1 TRS1=1e-3 TRS2=-8.9e-6) .MODEL DplcapMOD D (CJO=1.7e-9 IS=1e-30 N=10 M=0.47) .MODEL MmedMOD NMOS (VTO=3.3 KP=9 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.36 T abs=25) .MODEL MstroMOD NMOS (VTO=4.00 KP=275 IS=1e-30 N=10 TOX=1 L=1u W=1u T\_abs=25) .MODEL MweakMOD NMOS (VTO=2.72 KP=0.03 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=13.6 RS=0.1 T\_abs=25) .MODEL RbreakMOD RES (TC1=9e-4 TC2=-9e-7) .MODEL RdrainMOD RES (TC1=4e-2 TC2=3e-4) MODEL RSLCMOD RES (TC1=1e-3 TC2=1e-5) .MODEL RsourceMOD RES (TC1=5e-3 TC2=1e-6) .MODEL RvthresMOD RES (TC1=-6.7e-3 TC2=-1.5e-5) .MODEL RytempMOD RES (TC1=-2.5e-3 TC2=1e-6) .MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-1.5) .MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.5 VOFF=-4) .MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1 VOFF=0.5) .MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=-1) FNDS Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

#### SABER Electrical Model rev July 4, 2002 template FDP038AN06A0 n2,n1,n3 = m temp electrical n2,n1,n3 number m\_temp=25 var i iscl dp..model dbodymod = (isl=2.4e-11,nl=1.04,rs=1.65e-3,trs1=2.7e-3,trs2=2e-7,cjo=4.35e-9,m=5.4e-1,tt=1e-9,xti=3.9) dp..model dbreakmod = (rs=1.5e-1,trs1=1e-3,trs2=-8.9e-6) dp..model dplcapmod = (cjo=1.7e-9,isl=10e-30,nl=10,m=0.47) m..model mmedmod = $(type=_n, vto=3.3, kp=9, is=1e-30, tox=1)$ m..model mstrongmod = (type= n,vto=4.00,kp=275,is=1e-30, tox=1) LDRAIN m..model mweakmod = (type=\_n,vto=2.72,kp=0.03,is=1e-30, tox=1,rs=0.16) DRAIN 0 2 sw\_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4,voff=-1.5) 10 sw\_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-1.5,voff=-4) RI DRAIN sw\_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-1,voff=0.5) **≷**RSLC1 sw\_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.5,voff=-1) RSLC2 ₹ c.ca n12 n8 = 1.5e-9ISCL c.cb n15 n14 = 1.5e-9c.cin n6 n8 = 6.1e-9DBREAK 50 RDRAIN dp.dbody n7 n5 = model=dbodymod **ESG DBODY** dp.dbreak n5 n11 = model=dbreakmod **EVTHRES** 21 dp.dplcap n10 n5 = model=dplcapmod 1<u>9</u> MWEAK LGATE **EVTEMP** RGATE 18 22 MMED spe.ebreak n11 n7 n17 n18 = 69.3 EBREAK T<sub>9</sub> 20 spe.eds n14 n8 n5 n8 = 1 RLGATE spe.egs n13 n8 n6 n8 = 1 **LSOURCE** spe.esg n6 n10 n6 n8 = 1 CIN SOURCE spe.evthres n6 n21 n19 n8 = 1 spe.evtemp n20 n6 n18 n22 = 1 RSOURCE RLSOURCE i.it n8 n17 = 1RBREAK 17 I.lgate n1 n9 = 4.81e-9RVTEMP I.Idrain n2 n5 = 1.0e-919 I.Isource n3 n7 = 4.63e-9CA IT (♠ VBAT res.rlgate n1 n9 = 48.1 EDS **EGS** res.rldrain n2 n5 = 10 res.rlsource n3 n7 = 46.3 **RVTHRES** m.mmed n16 n6 n8 n8 = model=mmedmod, temp=m\_temp, l=1u, w=1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, temp=m\_temp, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, temp=m\_temp, l=1u, w=1u res.rbreak n17 n18 = 1, tc1=9e-4,tc2=-9e-7 res.rdrain n50 n16 = 1e-4, tc1=4e-2,tc2=3e-4 res.rgate n9 n20 = 1.36 res.rslc1 n5 n51 = 1e-6, tc1=1e-3,tc2=1e-5 res.rslc2 n5 n50 = 1e3res.rsource n8 n7 = 2.8e-3, tc1=5e-3,tc2=1e-6 res.rvthres n22 n8 = 1, tc1=-6.7e-3,tc2=-1.5e-5 res.rvtemp n18 n19 = 1. tc1=-2.5e-3.tc2=1e-6sw\_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw\_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw\_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw\_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))\*((abs(v(n5,n51)\*1e6/250))\*\* 10))

#### **PSPICE Thermal Model**

REV 23 July 4, 2002


FDP038AN06A0T

CTHERM1 TH 6 6.45e-3 CTHERM2 6 5 3e-2 CTHERM3 5 4 1.4e-2 CTHERM4 4 3 1.65e-2 CTHERM5 3 2 4.85e-2 CTHERM6 2 TL 1e-1 RTHERM1 TH 6 3.24e-3

RTHERM1 TH 6 3.24e-3 RTHERM2 6 5 8.08e-3 RTHERM3 5 4 2.28e-2 RTHERM4 4 3 1e-1 RTHERM5 3 2 1.1e-1 RTHERM6 2 TL 1.4e-1

#### SABER Thermal Model

SABER thermal model FDP035AN06A0T template thermal\_model th tl thermal\_c th, tl { tetherm.ctherm1 th 6 = 6.45e-3 ctherm.ctherm2 6 5 = 3e-2 ctherm.ctherm3 5 4 = 1.4e-2 ctherm.ctherm4 4 3 = 1.65e-2 ctherm.ctherm5 3 2 = 4.85e-2 ctherm.ctherm6 2 tl = 1e-1 rtherm.rtherm1 th 6 = 3.24e-3 rtherm.rtherm3 5 4 = 2.28e-2 rtherm.rtherm3 5 4 = 2.28e-2 rtherm.rtherm4 4 3 = 1e-1 rtherm.rtherm5 3 2 = 1.1e-1 rtherm.rtherm5 2 tl = 1.4e-1 rtherm.rtherm6 2 tl = 1.4e-1







#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

RapidConfigure™

F-PFS™ FRFET® Auto-SPM™ Build it Now™ Global Power Resource<sup>SM</sup> CorePLUS™ Green FPS™ Green FPS™ e-Series™ CorePOWER™ CROSSVOLT™ Gmax™ GTO™ Current Transfer Logic™ IntelliMAX™ DEUXPEED® ISOPLANAR™ MegaBuck™ Dual Cool™ EcoSPARK® MIČROCOUPLER™ EfficentMax™ MicroFET™ MicroPak™ **ESBC™** MicroPak2™ F®

MillerDrive™ MotionMax™ Motion-SPM™ OptiHiT™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™ Power-SPM™ PowerTrench® PowerXS<sup>TM</sup> Programmable Active Droop™  $QS^{TM}$ Quiet Series™

Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ SPM<sup>®</sup> STEALTH™

SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™

SYSTEM ®\*

The Power Franchise®

The Right Technology for Your Success™

pjuwer<sup>\*</sup> franchise TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TinyPower™ TinyPWM™ TinyWire™ TriFault Detect™ TRUECURRENT\*\*\* μSerDes™

UHC<sup>®</sup> Ultra FRFET™ UniFET™  $VCX^{TM}$ VisualMax™ XSTM

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

Fairchild<sup>®</sup>

FAST®

FastvCore™

FETBench™

FlashWriter® \*

Fairchild Semiconductor®

FACT Quiet Series™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERSE THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

**LIFE SUPPORT POLICY**FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification Product Status Definition		Definition
Advance Information Formative / In Design Datasheet contains the design specifications for product development. may change in any manner without notice.		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I51