National Semiconductor

## LMF100 High Performance Dual Switched Capacitor Filter

## **General Description**

The LMF100 consists of two independent general purpose high performance switched capacitor filters. With an external clock and 2 to 4 resistors, various second-order and first-order filtering functions can be realized by each filter block. Each block has 3 outputs. One output can be configured to perform either an allpass, highpass, or notch function. The other two outputs perform bandpass and lowpass functions. The center frequency of each filter stage is tuned by using an external clock or a combination of a clock and resistor ratio. Up to a 4th-order biquadratic function can be realized with a single LMF100. Higher order filters are implemented by simply cascading additional packages, and all the classical filters (such as Butterworth, Bessel, Elliptic, and Chebyshev) can be realized.

The LMF100 is fabricated on National Semiconductor's high performance analog silicon gate CMOS process,

LMCMOS<sup>™</sup>. This allows for the production of a very low offset, high frequency filter building block. The LMF100 is pin-compatible with the industry standard MF10, but provides greatly improved performance.

## **Features**

- Wide 4V to 15V power supply range
- Operation up to 100 kHz
- Low offset voltage: typically (50:1 or 100:1 mode): Vos1 = ±5 mV Vos2 = ±15 mV Vos3 = ±15 mV
- Low crosstalk -60 dB
- Clock to center frequency ratio accuracy ±0.2% typical
- $f_0 \ge 0$  range up to 1.8 MHz
- Pin-compatible with MF10

4th Order 100 kHz Butterworth Lowpass Filter +10 4.9 k.0 -10 (Bb) -20 Gain -30 Output LMF100 -40 -50 -60 10 100 1k 10k 100k Frequency (Hz) DS005645-3 DS005645-2 **Connection Diagram** Surface Mount and Dual-In-Line Package LP, LPp BP, BPp N/AP/HP N/AP/HP<sub>B</sub> - INV<sub>B</sub> INV 17 S1 - S1<sub>B</sub> - AGNE - V.-٧٨٩ V<sub>D</sub>+ ۰ ۷<sub>D</sub>-12 -50/100 CLK 11 - CLK<sub>B</sub> DS005645-18 Top View Order Number LMF100CCN or LMF100CIWM See NS Package Number N20A or M20B LMCMOS™ is a trademark of National Semiconductor Corporation.

LMF100 High Performance Dual Switched Capacitor Filter

July 1999

## Absolute Maximum Ratings (Note 1)

. .

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. (Note 14)

Supply Voltage (V <sup>+</sup> – V <sup>-</sup> )	16V
Voltage at Any Pin	V <sup>+</sup> + 0.3V
	V <sup>-</sup> – 0.3V
Input Current at Any Pin (Note 2)	5 mA
Package Input Current (Note 2)	20 mA
Power Dissipation (Note 3)	500 mW
Storage Temperature	150°C
ESD Susceptability (Note 11)	2000V
Soldering Information N Package: 10 sec.	260°C

J Package: 10 sec.	300°C
SO Package:	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
See AN-450 "Surface Mounting Methods and T	

on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.

## **Operating Ratings** (Note 1)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
LMF100CCN	$0^{\circ}C \le T_{A} \le +70^{\circ}C$
LMF100CIWM	$-40^{\circ}C \le T_A \le +85^{\circ}C$
Supply Voltage	$4V \leq V^+ - V^- \leq 15V$

## **Electrical Characteristics**

The following specifications apply for Mode 1, Q = 10 ( $R_1 = R_3 = 100k$ ,  $R_2 = 10k$ ), V<sup>+</sup> = +5V and V<sup>-</sup> = -5V unless otherwise specified. **Boldface limits apply for T<sub>MIN</sub> to T<sub>MAX</sub>**; all other limits  $T_A = T_J = 25^{\circ}C$ .

						LMF100CC	N	L	MF100CIV	/M	
Symbol	Parameter				Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
ls	Maximum Supply Cu	urrent	f <sub>CLK</sub> = 250 kHz		9	13	13	9	13		mA
			No Input Signal								
f <sub>0</sub>	Center Frequency	MIN			0.1			0.1			Hz
	Range	MAX	Γ		100			100			kHz
f <sub>CLK</sub>	Clock Frequency	MIN			5.0			5.0			Hz
	Range	MAX			3.5			3.5			MHz
f <sub>CLK</sub> /f <sub>0</sub>	Clock to Center Free Ratio Deviation	quency	$V_{Pin12}$ = 5V or 0V f <sub>CLK</sub> = 1 MHz		±0.2	±0.8	±0.8	±0.2	±0.8		%
$\frac{\Delta Q}{Q}$	Q Error (MAX) (Note	e 4)	$\begin{array}{l} Q = 10, \mbox{ Mode 1} \\ V_{Pin12} = 5V \mbox{ or } 0V \\ f_{CLK} = 1 \mbox{ MHz} \end{array}$	0 = 10 Mode 1		±5	±6	±0.5	±6		%
H <sub>OBP</sub>	Bandpass Gain at fo		f <sub>CLK</sub> = 1 MHz	f <sub>CLK</sub> = 1 MHz		±0.4	±0.4	0	±0.4		dB
HOLP	DLP DC Lowpass Gain $R_1 = R_2 = 10k$ $f_{CLK} = 250 \text{ kHz}$				0	±0.2	±0.2	0	±0.2		dB
			f <sub>CLK</sub> = 250 kHz								
V <sub>OS1</sub>	DC Offset Voltage (I	Note 5)	f <sub>CLK</sub> = 250 kHz		±5.0	±15	±15	±5.0	±15		mV
V <sub>OS2</sub>	DC Offset Voltage (Note 5)		f <sub>CLK</sub> = 250 kHz	$S_{A/B} = V^+$	±30	±80	±80	±30	±80		mV
				$S_{A/B} = V^-$	±15	±70	±70	±15	±70		mV
V <sub>OS3</sub>	DC Offset Voltage (I	Note 5)	f <sub>CLK</sub> = 250 kHz		±15	±40	±60	±15	±60		mV
	Crosstalk (Note 6)		A Side to B Side or		-60			-60			dB
			B Side to A Side		-00			-60			UD
	Output Noise (Note	12)	f <sub>CLK</sub> = 250 kHz	N	40			40			
			20 kHz Bandwidth	BP	320			320			μV
			100:1 Mode	LP	300			300			1
	Clock Feedthrough (Note 13)		f <sub>CLK</sub> = 250 kHz 100:	1 Mode	6			6			mV
V <sub>OUT</sub>	Minimum Output		R <sub>L</sub> = 5k		+4.0	±3.8	±3.7	+4.0	±3.7		V
	Voltage Swing		(All Outputs)		-4.7	13.0	±3.7	-4.7	±3.7		v
			R <sub>L</sub> = 3.5k		+3.9			+3.9			v
	(A		(All Outputs)		-4.6			-4.6			v
GBW	Op Amp Gain BW P	roduct			5			5			MHz
SR	Op Amp Slew Rate				20			20			V/µs
I <sub>sc</sub>	Maximum Output Short	Source	(All Outputs)		12			12			mA
	Circuit Current (Note 7)	Sink			45			45			mA

The following specifications apply for Mode 1, Q = 10 ( $R_1 = R_3 = 100k$ ,  $R_2 = 10k$ ), V<sup>+</sup> = +5V and V<sup>-</sup> = -5V unless otherwise specified. Boldface limits apply for  $T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25^{\circ}C$ .

				LMF100CC	N	L			
Symbol	Parameter	Conditions	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
I <sub>IN</sub>	Input Current on Pins: 4, 5,			10			10		μΑ
	6, 9, 10, 11, 12, 16, 17								

## **Electrical Characteristics**

The following specifications apply for Mode 1, Q = 10 ( $R_1 = R_3 = 100k$ ,  $R_2 = 10k$ ), V<sup>+</sup> = +2.50V and V<sup>-</sup> = -2.50V unless otherwise specified. **Boldface limits apply for T<sub>MIN</sub> to T<sub>MAX</sub>**; all other limits  $T_A = T_J = 25^{\circ}C$ .

					1	_MF100CC	N	LMF100CIWM			
Symbol	Parameter		Conditions		Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
ls	Maximum Supply Current		f <sub>CLK</sub> = 250 kHz No Input Signal	f <sub>CLK</sub> = 250 kHz No Input Signal		12	12	8	12		mA
f <sub>0</sub>	Center Frequency	MIN			0.1			0.1			Hz
	Range	MAX			50			50			kHz
f <sub>CLK</sub>	Clock Frequency	MIN			5.0			5.0			Hz
	Range	MAX			1.5			1.5			MHz
f <sub>CLK</sub> /f <sub>0</sub>	Clock to Center Frequency Ratio Dev	iation	V <sub>Pin12</sub> = 2.5V or 0V f <sub>CLK</sub> = 1 MHz	V	±0.2	±1	±1	±0.2	±1		%
ΔQ	Q Error (MAX)		Q = 10, Mode 1								
Q	(Note 4)		V <sub>Pin12</sub> = 5V or 0V f <sub>CLK</sub> = 1 MHz		±0.5	±5	±8	±0.5	±8		%
H <sub>OBP</sub>	Bandpass Gain at f <sub>0</sub>		f <sub>CLK</sub> = 1 MHz		0	±0.4	±0.5	0	±0.5		dB
H <sub>OLP</sub>	DC Lowpass Gain		$R_1 = R_2 = 10k$ $f_{CLK} = 250 \text{ kHz}$		0	±0.2	±0.2	0	±0.2		dB
V <sub>OS1</sub>	DC Offset Voltage (N	ote 5)	f <sub>CLK</sub> = 250 kHz	±5.0	±15	±15	±5.0	±15		mV	
V <sub>OS2</sub>	DC Offset Voltage (N	ote 5)	) f <sub>CLK</sub> = 250 kHz \$		±20	±60	±60	±20	±60		mV
				S <sub>A/B</sub> = V <sup>-</sup>	±10	±50	±60	±10	±60		mV
V <sub>OS3</sub>	DC Offset Voltage (N	ote 5)	f <sub>CLK</sub> = 250 kHz		±10	±25	±30	±10	±30		mV
	Crosstalk (Note 6)		A Side to B Side o B Side to A Side	r	-65			-65			dB
	Output Noise (Note 1	2)	f <sub>CLK</sub> = 250 kHz	N	25			25			
			20 kHz Bandwidth	BP	250			250			μV
			100:1 Mode	LP	220			220			
	Clock Feedthrough (I	Note 13)	f <sub>CLK</sub> = 250 kHz 100	0:1 Mode	2			2			mV
V <sub>OUT</sub>	Minimum Output Voltage Swing		R <sub>L</sub> = 5k (All Outputs)		+1.6 -2.2	±1.5	±1.4	+1.6 -2.2	±1.4		v
			R <sub>L</sub> = 3.5k		+1.5			+1.5			V
		(All outputs)			-2.1			-2.1			
GBW	Op Amp Gain BW Pr	oduct						5			MHz
SR	Op Amp Slew Rate				18			18			V/µs
I <sub>sc</sub>	Maximum Output Short Circuit	Source	(All Outputs)		10			10			mA
	Current (Note 7)	Sink			20			20			mA

Logic	Input	Characteristics
-------	-------	-----------------

. .

**Boldface limits apply for T\_{MIN} to T\_{MAX};** all other limits  $T_A = T_J = 25^{\circ}C$ .

				LMF100CCM	1	I	LMF100CIW	М	
Parameter		Conditions	Typical	Tested	Design	Typical	Tested	Design	Units
Par	ameter	Conditions	(Note 8)	Limit	Limit	(Note 8)	Limit	Limit	Units
				(Note 9)	(Note 10)		(Note 9)	(Note 10)	
CMOS Clock	MIN Logical "1"	$V^+ = +5V, V^- = -5V,$		+3.0	+3.0		+3.0		V
Input Voltage	MAX Logical "0"	V <sub>LSh</sub> = 0V		-3.0	-3.0		-3.0		V
	MIN Logical "1"	V <sup>+</sup> = +10V, V <sup>-</sup> = 0V,		+8.0	+8.0		+8.0		V
	MAX Logical "0"	V <sub>LSh</sub> = +5V		+2.0	+2.0		+2.0		V
TTL Clock	MIN Logical "1"	$V^+ = +5V, V^- = -5V,$		+2.0	+2.0		+2.0		V
Input Voltage	MAX Logical "0"	V <sub>LSh</sub> = 0V		+0.8	+0.8		+0.8		V
	MIN Logical "1"	V <sup>+</sup> = +10V, V <sup>-</sup> = 0V,		+2.0	+2.0		+2.0		V
	MAX Logical "0"	V <sub>LSh</sub> = 0V		+0.8	+0.8		+0.8		V
CMOS Clock	MIN Logical "1"	V <sup>+</sup> = +2.5V, V <sup>-</sup> = -2.5V,		+1.5	+1.5		+1.5		V
Input Voltage	MAX Logical "0"	V <sub>LSh</sub> = 0V		-1.5	-1.5		-1.5		V
	MIN Logical "1"	V <sup>+</sup> = +5V, V <sup>-</sup> = 0V,		+4.0	+4.0		+4.0		V
	MAX Logical "0"	V <sub>LSh</sub> = +2.5V		+1.0	+1.0		+1.0		V
TTL Clock	MIN Logical "1"	$V^+ = +5V, V^- = 0V,$		+2.0	+2.0		+2.0		V
Input Voltage	MAX Logical "0"	$V_{LSh} = 0V, V_{D}^{+} = 0V$		+0.8	+0.8		+0.8		V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional. These ratings do not guarantee specific performance limits, however. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: When the input voltage  $(V_{|N})$  at any pin exceeds the power supply rails  $(V_{|N} < V^- \text{ or } V_{|N} > V^+)$  the absolute value of current at that pin should be limited to 5 mA or less. The sum of the currents at all pins that are driven beyond the power supply voltages should not exceed 20 mA.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable power dissipation at any temperature is  $P_D = (T_{JMAX} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. For this device,  $T_{JMAX} = 125^{\circ}$ C, and the typical junction-to-ambient thermal resistance of the LMF100CIN when board mounted is 55°C/W. For the LMF100CIWM this number is 66°C/W.

Note 4: The accuracy of the Q value is a function of the center frequency (f<sub>0</sub>). This is illustrated in the curves under the heading "Typical Peformance Characteristics". Note 5: V<sub>051</sub>, V<sub>052</sub>, and V<sub>053</sub> refer to the internal offsets as discussed in the Applications Information section 3.4.

Note 6: Crosstalk between the internal filter sections is measured by applying a 1  $V_{RMS}$  10 kHz signal to one bandpass filter section input and grounding the input of the other bandpass filter section. The crosstalk is the ratio between the output of the grounded filter section and the 1  $V_{RMS}$  input signal of the other section. Note 7: The short circuit source current is measured by forcing the output that is being tested to its maximum positive voltage swing and then shorting that output

to the negative supply. The short circuit sink current is measured by forcing the output that is being tested to its maximum negative voltage swing and then shorting that output to the positive supply. These are the worst case conditions.

Note 8: Typicals are at 25°C and represent most likely parametric norm.

Note 9: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).


Note 10: Design limits are guaranteed to National's AOQL (Average Outgoing Quality Level) but are not 100% tested.


Note 11: Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.

Note 12: In 50:1 mode the output noise is 3 dB higher.


Note 13: In 50:1 mode the clock feedthrough is 6 dB higher.

Note 14: A military RETS specification is available upon request.





6



Pin Descript	ions	LSh(9)	Level shift pin. This is used to
LP(1,20), BP(2,19), N/AP/HP(3,18)	The second order lowpass, bandpass and notch/allpass/highpass outputs. These outputs can typically swing to within 1V of each supply when driving a 5 k $\Omega$ load. For optimum performance, capacitive loading on these outputs should be minimized. For signal frequencies above 15 kHz the capacitance loading should be kept below 30 pF.		accommodate various clock levels with dual or single supply operation. With dual ±5V supplies and CMOS (±5V) or TTL (0V–5V) clock levels, LSh should be tied to system ground. For 0V–10V single supply operation the AGND pin should be biased at +5V and the LSh pin should be tied to the system ground for TTL clock levels. LSh should be biased at +5V for ±5V CMOS clock levels.
NV(4,17)	The inverting input of the summing opamp of each filter. These are high impedance inputs. The non-inverting input is internally tied to AGND so the opamp can be used only as an inverting amplified	CLK(10,11)	The LSh pin is tied to system ground for $\pm 2.5V$ operation. For single 5V operation the LSh and $V_D$ + pins are tied to system ground for TTL clock levels. Clock inputs for the two switched
S1(5,16)	inverting amplifier. S1 is a signal input pin used in modes 1b, 4, and 5. The input impedance is $1/f_{CLK} \times 1$ pF. The pin should be driven with a source impedance of less than 1 k $\Omega$ . If S1 is not driven with a signal it should be tied to AGND (mid-supply).		capacitor filter sections. Unipolar or bipolar clock levels may be applied to the CLK inputs according to the programming voltage applied to the LSh pin. The duty cycle of the clock should be close to 50%, especially when clock frequencies above 200 kHz
S <sub>A/B</sub> (6)	This pin activates a switch that connects one of the inputs of each filter's second summer either to AGND ( $S_{AVB}$ tied to V <sup>-</sup> ) or to the		are used. This allows the maximum time for the internal opamps to settle, which yields optimum filter performance.
	lowpass (LP) output ( $S_{A/B}$ tied to V <sup>+</sup> ). This offers the flexibility needed for configuring the filter in its various modes of operation.	50/100(12) (Note 15)	By tying this pin to V <sup>+</sup> a 50:1 clock to filter center frequency ratio is obtained. Tying this pin at mid-supply (i.e., system ground
V <sub>A</sub> +(7) (Note 15)	This is both the analog and digital positive supply.		with dual supplies) or to V <sup>-</sup> allows the filter to operate at a 100:1 clock to center frequency ratio.
V <sub>D</sub> <sup>+</sup> (8) (Note 15)	This pin needs to be tied to V <sup>+</sup> except when the device is to operate on a single 5V supply and a TTL level clock is applied. For 5V, TTL operation, $V_D^+$ should be tied to ground (0V).	AGND(15)	This is the analog ground pin. This pin should be connected to the system ground for dual supply operation or biased to mid-supply for single supply operation. For a further discussion of mid-supply
V <sub>A</sub> <sup>-</sup> (14), V <sub>D</sub> <sup>-</sup> (13)	Analog and digital negative supplies. $V_A^-$ and $V_D^-$ should be derived from the same source. They have been brought out separately so they can be bypassed by separate capacitors,		biasing techniques see the Applications Information (Section 3.2). For optimum filter performance a "clean" ground must be provided.
	if desired. They can also be tied together externally and bypassed with a single capacitor.	following changes: 1. Unlike the MF10, th	is pin-for-pin compatible with the MF10 except for the LMF100 has a single positive supply pin (V <sub>A</sub> +). is a control pin and is not the digital positive supply a
			e LMF100 does not support the current limiting mode s tied to V <sup>-</sup> the LMF100 will remain in the 100:1 mode

## 1.0 Definitions of Terms

f<sub>CLK</sub>: the frequency of the external clock signal applied to pin 10 or 11

fo: center frequency of the second order function complex pole pair.  $\boldsymbol{f}_0$  is measured at the bandpass outputs of the LMF100, and is the frequency of maximum bandpass gain. (Figure 1).

 $f_{notch}$ : the frequency of minimum (ideally zero) gain at the notch outputs.

f<sub>z</sub>: the center frequency of the second order complex zero pair, if any. If  $f_z$  is different from  $f_0$  and if  $\mathsf{Q}_z$  is high, it can be observed as the frequency of a notch at the allpass output. (Figure 13).

Q: "quality factor" of the 2nd order filter. Q is measured at the bandpass outputs of the LMF100 and is equal to fo divided by the -3 dB bandwidth of the 2nd order bandpass filter (Figure 1). The value of Q determines the shape of the 2nd order filter responses as shown in Figure 6.

Qz: the quality factor of the second order complex zero pair, if any.  $\mathsf{Q}_{\mathsf{Z}}$  is related to the allpass characteristic, which is written:

BAIN (V/V)

$$H_{AP}(s) = \frac{H_{OAP}\left(s^2 - \frac{s\omega_0}{Q_z} + \omega_0^2\right)}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2}$$


where  $Q_Z = Q$  for an all-pass response.


**H**<sub>OBP</sub>: the gain (in V/V) of the bandpass output at  $f = f_0$ .  $\textbf{H}_{\textbf{OLP}}\text{:}$  the gain (in V/V) of the lowpass output as  $f \rightarrow 0 \text{ Hz}$ (Figure 2).


 $\textbf{H}_{\textbf{OHP}}$ : the gain (in V/V) of the highpass output as  $f \rightarrow f_{CLK}/2$ (Figure 3)


**H**<sub>ON</sub>: the gain (in V/V) of the notch output as  $f \rightarrow 0$  Hz and as  $f \rightarrow f_{\text{CLK}}/2,$  when the notch filter has equal gain above and below the center frequency (Figure 4). When the low-frequency gain differs from the high-frequency gain, as in modes 2 and 3a (Figure 10 and Figure 12), the two quantities below are used in place of  $\mathrm{H}_{\mathrm{ON}}.$ 

**H**<sub>ON1</sub>: the gain (in V/V) of the notch output as  $f \rightarrow 0$  Hz.  $\textbf{H}_{\textbf{ON2}}\text{:}$  the gain (in V/V) of the notch output as  $f \rightarrow f_{\text{CLK}}/2.$ 









## 2.0 Modes of Operation

The LMF100 is a switched capacitor (sampled data) filter. To fully describe its transfer functions, a time domain analysis is appropriate. Since this is cumbersome, and since the LMF100 closely approximates continuous filters, the following discussion is based on the well-known frequency domain. Each LMF100 can produce two full 2nd order functions. See *Table 1* for a summary of the characteristics of the various modes.

MODE 1: Notch 1, Bandpass, Lowpass Outputs:  

$$f_{notch} = f_0$$
 (See Figure 7)

 $f_0$  = center frequency of the complex pole pair

$$=\frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}$$

 $f_{notch}$  = center frequency of the imaginary zero pair =  $f_0$ .

$$H_{OLP}$$
 = Lowpass gain (as f  $\rightarrow$  0) =  $-\frac{R2}{R1}$ 

$$H_{OBP}$$
 = Bandpass gain (at f = f<sub>0</sub>) =  $-\frac{H_3}{R_1}$ 

$$H_{ON} = \text{Notch output gain as } \underset{f \to f_{CLK}/2}{\text{s}} = \frac{-R_2}{R_1}$$

$$Q \qquad = \frac{f_0}{BW} = \frac{R3}{R2}$$

= quality factor of the complex pole pair

$$BW = the -3 dB bandwidth of the bandpass output.$$

Circuit dynamics:

$$\begin{aligned} H_{OLP} &= \frac{H_{OBP}}{Q} \text{ or } H_{OBP} = H_{OLP} \times Q \\ &= H_{ON} \times Q. \end{aligned}$$


 $H_{OLP(peak)} \cong Q \times H_{OLP}$  (for high Q's)


MODE 1a: Non-Inverting BP, LP (See Figure 8)

$$\begin{array}{ll} f_{0} & = \displaystyle \frac{f_{CLK}}{100} \, \text{or} \, \frac{f_{CLK}}{50} \\ Q & = \displaystyle \frac{R3}{R2} \\ H_{OLP} & = \displaystyle -1; \, H_{OLP(peak)} \cong Q \times H_{OLP} \, (\text{for high Q's}) \\ H_{OBP_{1}} & = \displaystyle -\frac{R3}{R2} \\ H_{ODD} & = \displaystyle 1 \, (\text{non-inverting}) \end{array}$$


Note:  $V_{IN}$  should be driven from a low impedance (<1 k $\Omega$ ) source.


Q







14










18



								oted by asterisks. table by resistor ratios.
Mode	BP	LP	HP	Ν	AP	Number of	Adjustable	Notes
						Resistors	f <sub>c∟ĸ</sub> /f₀	
1	*	*		*		3	No	
	(2)							May need input buffer.
1a	$H_{OBP1} = -Q$	H <sub>OLP</sub> = + 1				2	No	Poor dynamics
	H <sub>OBP2</sub> = + 1							for high Q.
1b	*	*		*		3	No	Useful for high
								frequency applications.
							Yes (above	
2	*	*		*		3	f <sub>CLK</sub> /50 or	
							f <sub>CLK</sub> /100)	
								Universal State-
3	*	*	*			4	Yes	Variable Filter. Best
								general-purpose mode.
								As above, but also
3a	*	*	*	*		7	Yes	includes resistor-
								tuneable notch.
								Gives Allpass res-
4	*	*			*	3	No	ponse with $H_{OAP} = -1$
								and H <sub>OLP</sub> = -2.
								Gives flatter allpass
5	*	*			*	4	Yes	response than above
								if R <sub>1</sub> = R <sub>2</sub> = 0.02R <sub>4</sub> .
6a		*	*			3	Yes	Single pole.
		(2)						
6b		$H_{OLP1} = + 1$				2	Yes	Single pole.
		R3						
		$H_{OLP2} = \frac{-R3}{R2}$						
6c		*			*	3	No	Single pole.
7						2	Yes	Summing integrator with
								adjustable time constant.

## **3.0 Applications Information**

The LMF100 is a general purpose dual second-order state variable filter whose center frequency is proportional to the frequency of the square wave applied to the clock input ( $f_{CLK}$ ). The various clocking options are summarized in the following table.

#### **Clocking Options**

. .

Power Supply	Clock Levels	LSh	۷ <sub>D</sub> +
-5V and +5V	TTL (0V to +5V)	0V	+5V
-5V and +5V	CMOS (-5V to +5V)	0V	+5V
0V and 10V	TTL (0V to 5V)	0V	+10V
0V and 10V	CMOS (0V to +10V)	+5V	+10V
–2.5V and +2.5V	CMOS	0V	+2.5V
	(-2.5V to +2.5V)		
0V and 5V	TTL (0V to +5V)	0V	0V

Power Supply	Clock Levels	LSh	V <sub>D</sub> <sup>+</sup>
0V and 5V	CMOS (0V to +5V)	+2.5V	+5V

By connecting pin 12 to the appropriate dc voltage, the filter center frequency,  $f_{\rm o}$  can be made equal to either  $f_{\rm CLK}/100$  or  $f_{\rm CLK}/50$ .  $f_{\rm o}$  can be very accurately set (within  $\pm 0.6\%$ ) by using a crystal clock oscillator, or can be easily varied over a wide frequency range by adjusting the clock frequency. If desired, the  $f_{\rm CLK}/f_0$  ratio can be altered by external resistors as in *Figures 10, 11, 12, 13, 14, 15* and *Figure 16*. This is useful when high-order filters (greater than two) are to be realized by cascading the second-order sections. This allows each stage to be stagger tuned while using only one clock. The filter Q and gain are set by external resistor ratios.

All of the five second-order filter types can be built using either section of the LMF100. These are illustrated in *Figures 1, 2, 3, 4* and *Figure 5* along with their transfer functions and some related equations. *Figure 6* shows the effect of Q on the shapes of these curves.

# 3.0 Applications Information (Continued)

#### 3.1 DESIGN EXAMPLE

In order to design a filter using the LMF100, we must define the necessary values of three parameters for each second-order section:  $f_0$ , the filter section's center frequency;  $H_0$ , the passband gain; and the filter's Q. These are determined by the characteristics required of the filter being designed.

As an example, let's assume that a system requires a fourth-order Chebyshev low-pass filter with 1 dB ripple, unity gain at dc, and 1000 Hz cutoff frequency. As the system order is four, it is realizable using both second-order sections of an LMF100. Many filter design texts (and National's Switched Capacitor Filter Handbook) include tables that list the characteristics ( $f_0$  and Q) of each of the second-order filter. For the Chebyshev filter defined above, such a table yields the following characteristics:

 $H_{OB} = 1$ 

The desired clock-to-cutoff-frequency ratio for the overall filter of this example is 100 and a 100 kHz clock signal is available. Note that the required center frequencies for the two second-order sections will not be obtainable with clock-to-center-frequency ratios of 50 or 100. It will be necessary to adjust

externally. From *Table 1*, we see that Mode 3 can be used to produce a low-pass filter with resistor-adjustable center frequency.

In most filter designs involving multiple second-order stages, it is best to place the stages with lower Q values ahead of stages with higher Q, especially when the higher Q is greater than 0.707. This is due to the higher relative gain at the center frequency of a higher-Q stage. Placing a stage with lower Q ahead of a higher-Q stage will provide some attenuation at the center frequency and thus help avoid clipping of signals near this frequency. For this example, stage A has the lower Q (0.785) so it will be placed ahead of the other stage.

For the first section, we begin the design by choosing a convenient value for the input resistance:  $R_{1A} = 20k$ . The absolute value of the passband gain  $H_{OLPA}$  is made equal to 1 by choosing  $R_{4A}$  such that:  $R_{4A} = -H_{OLPA}R_{1A} = R_{1A} = 20k$ . If the 50/100/CL pin is connected to mid-supply for nominal 100:1 clock-to-center-frequency ratio, we find  $R_{2A}$  by:

$$R_{2A}=R_{4A}\frac{f_{0A}^2}{(f_{CLK}/100)^2}=2\times10^4\times\frac{(529)^2}{(1000)^2}=5.6k \text{ and }$$

 $R_{3A} = Q_A \sqrt{R_{2A}R_{4A}} = 0.785 \sqrt{5.6 \times 10^3 \times 2 \times 10^4} = 8.3 k$ 


The resistors for the second section are found in a similar fashion:

$$R_{1B} = 20k$$
$$R_{4B} = R_{1B} = 20k$$

$$R_{2B} = R_{4B} \frac{f_{0B}^2}{(f_{CLK}/100)^2} = 20k \frac{(993)^2}{(1000)^2} = 19.7k$$

 $R_{3B} = Q_B \sqrt{R_{2B} R_{4B}} = 3.559 \sqrt{1.97 \times 10^4 \times 2 \times 10^4} = 70.6 k$ 

The complete circuit is shown in *Figure 19* for split  $\pm 5V$  power supplies. Supply bypass capacitors are highly recommended.






FIGURE 21. Three Ways of Generating V<sup>+</sup>/2 for Single-Supply Operation

#### 3.2 SINGLE SUPPLY OPERATION

The LMF100 can also operate with a single-ended power supply. Figure 20 shows the example filter with a single-ended power supply.  $V_{\text{A}}\text{+}$  and  $V_{\text{D}}\text{+}$  are again connected to the positive power supply (4 to 15 volts), and  $V_A$ and  $V_D^-$  are connected to ground. The  $A_{\rm GND}$  pin must be tied to V+/2 for single supply operation. This half-supply point should be very "clean", as any noise appearing on it will be treated as an input to the filter. It can be derived from the supply voltage with a pair of resistors and a bypass capacitor (Figure 21a), or a low-impedance half-supply voltage can be made using a three-terminal voltage regulator or an operational amplifier (Figure 21b and Figure 21c). The passive resistor divider with a bypass capacitor is sufficient for many applications, provided that the time constant is long enough to reject any power supply noise. It is also important that the half-supply reference present a low impedance to the clock frequency, so at very low clock frequencies the regulator or op-amp approaches may be preferable because they will require smaller capacitors to filter the clock frequency. The main power supply voltage should be clean (preferably regulated) and bypassed with 0.1 µF.

#### 3.3 DYNAMIC CONSIDERATIONS

The maximum signal handling capability of the LMF100, like that of any active filter, is limited by the power supply voltages used. The amplifiers in the LMF100 are able to swing to within about 1 volt of the supplies, so the input signals must be kept small enough that none of the outputs will exceed these limits. If the LMF100 is operating on ±5 volts, for example, the outputs will clip at about 8V<sub>p-p</sub>. The maximum input voltage multiplied by the filter gain should therefore be less than 8V<sub>p-p</sub>.

Note that if the filter Q is high, the gain at the lowpass or highpass outputs will be much greater than the nominal filter gain (*Figure 6*). As an example, a lowpass filter with a Q of 10 will have a 20 dB peak in its amplitude response at  $f_0$ . If the nominal gain of the filter ( $H_{OLP}$ ) is equal to 1, the gain at  $f_0$  will be 10. The maximum input signal at  $f_0$  must therefore be less than 800 mV<sub>p-p</sub> when the circuit is operated on ±5 volt supplies.

Also note that one output can have a reasonable small voltage on it while another is saturated. This is most likely for a circuit such as the notch in Mode 1 (*Figure 7*). The notch output will be very small at  $f_0$ , so it might appear safe to apply a large signal to the input. However, the bandpass will have its maximum gain at  $f_0$  and can clip if overdriven. If one output clips, the performance at the other outputs will be degraded, so avoid overdriving any filter section, even ones whose out-

puts are not being directly used. Accompanying *Figures 7, 8, 9, 10, 11, 12, 13, 14, 15, 16* and *Figure 17* are equations labeled "circuit dynamics", which relate the Q and the gains at the various outputs. These should be consulted to determine peak circuit gains and maximum allowable signals for a given application.

#### 3.4 OFFSET VOLTAGE

The LMF100's switched capacitor integrators have a slightly higher input offset voltage than found in a typical continuous time active filter integrator. Because of National's new LMC-MOS process and new design techniques the internal offsets have been minimized, compared to the industry standard MF10. *Figure 22* shows an equivalent circuit of the LMF100 from which the output dc offsets can be calculated. Typical values for these offsets with S<sub>A/B</sub> tied to V<sup>+</sup> are:

 $V_{OS1}$  = opamp offset = ±5 mV

 $V_{OS2}$  = ±30 mV at 50:1 or 100:1

 $V_{OS3}$  = ±15 mV at 50:1 or 100:1


When  $S_{A/B}$  is tied to  $V^-,\,V_{OS2}$  will approximately halve. The dc offset at the BP output is equal to the input offset of the lowpass integrator (V\_{OS3}). The offsets at the other outputs depend on the mode of operation and the resistor ratios, as described in the following expressions.

Mode 1 and Mode 4

$$\begin{array}{lll} V_{OS(N)} & = V_{OS1} \left( \frac{1}{Q} + 1 + \left\| H_{OL} \right. \right. \\ \left. V_{OS(BP)} & = V_{OS3} \\ \left. V_{OS(LP)} & = V_{OS(N)} - V_{OS2} \end{array} \right. \\ \end{array}$$

Mode 1a


$$\begin{array}{lll} V_{OS}(N.INV.BP) &= \left(1+\frac{1}{Q}\right)V_{OS1}-\frac{V_{OS3}}{Q} \\ V_{OS}(INV.BP) &= V_{OS3} \\ V_{OS}(LP) &= V_{OS}(N.INV.BP)-V_{OS2} \end{array}$$



In many applications, the outputs are ac coupled and dc offsets are not bothersome unless large signals are applied to the filter input. However, larger offset voltages will cause clipping to occur at lower ac signal levels, and clipping at any of the outputs will cause gain nonlinearities and will change  $f_0$  and Q. When operating in Mode 3, offsets can become excessively large if  $R_2$  and  $R_4$  are used to make  $f_{\rm CLK}/f_0$  significantly higher than the nominal value, especially if Q is also high.

For example, *Figure 23* shows a second-order 60 Hz notch filter. This circuit yields a notch with about 40 dB of attenuation at 60 Hz. A notch is formed by subtracting the bandpass output of a mode 3 configuration from the input using the un-

used side B opamp. The Q is 10 and the gain is 1 V/V in the passband. However,  $f_{CLK}/f_0 = 1000$  to allow for a wide input spectrum. This means that for pin 12 tied to ground (100:1 mode), R4/R2 = 100. The offset voltage at the lowpass output (LP) will be about 3V. However, this is an extreme case and the resistor ratio is usually much smaller. Where necessary, the offset voltage can be adjusted by using the circuit of *Figure 24*. This allows adjustment of V<sub>OS1</sub>, which will have varying effects on the different outputs as described in the above equations. Some outputs cannot be adjusted this way in some modes, however (V<sub>OS(BP)</sub> in modes 1a and 3, for example).



The ratio of  $f_{\rm CLK}$  to  $f_{\rm c}$  (normally either 50:1 or 100:1) will also affect performance. A ratio of 100:1 will reduce any aliasing problems and is usually recommended for wide-band input

can be reduced or eliminated by limiting the input signal

## **3.0 Applications Information** (Continued)

signals. In noise-sensitive applications, a ratio of 100:1 will result in 3 dB lower output noise for the same filter configuration.

The accuracy of the  $f_{\rm CLK}/f_{\rm 0}$  ratio is dependent on the value of Q. This is illustrated in the curves under the heading "Typical

Performance Characteristics". As Q is changed, the true value of the ratio changes as well. Unless the Q is low, the error in  $f_{\rm CLK}/f_0$  will be small. If the error is too large for a specific application, use a mode that allows adjustment of the ratio with external resistors.





FIGURE 25. The Sampled-Data Output Waveform



Notes

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.  A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation Americas Tel: 1-800-272-9959	National Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com	National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466	National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507
Fax: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com	Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32	Fax: 65-2504466 Email: sea.support@nsc.com	Fax. 01-3-3039-7507
www.national.com	Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80	Linail. sea.supportensc.com	

National does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.