Continue to Site

Welcome to our site!

Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

  • Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

voltage drop

Status
Not open for further replies.

samina

Member
can anyone tell me why the voltage drop or loss occur at different logic gates
for example the input of an And gate was 3.3 v and output was 2.9, why it happened?
 
Ideally the output should be 5 V.But since you are drawing some current from its output,there is
some voltage drop in the internal resistance.The more current you draw,the less voltage you get
 
5V is not the ideal output from 3.3V logic.

The rest of the answer is correct; the output will always be some amount less than the power supply due to resistance and other losses.
 
A Cmos output goes up to the supply voltage when it drives Cmos inputs.
Old TTL outputs have base-emitter and resistor voltage drops at their output.
 
Status
Not open for further replies.

Latest threads

New Articles From Microcontroller Tips

Back
Top