![]() |
![]() |
![]() |
|
|
|||||||
| General Electronics Chat This forum is for general chat about electronics, eg: Dont know what a part does? Dont know how to read a circuit? Want to get an opinion? |
|
|
Thread Tools | Display Modes |
|
|
(permalink) |
|
Apologies for what might turn out to be an annoying question.
Is it possible to build a NOR gate with 2 inputs without having the inputs pulled high by default (i.e. have them "float")? Can this be done with discrete components such as transistors, resistors, diodes, chicken wire and a couple of rubber bands (chicken wire and rubber bands optional). In case I have defined the problem incorrectly, my understanding of a NOR gate is that the output is high only when both inputs are low. I have looked at a number of NOR circuits (for example this one: Two-Input TTL NOR Gate) but in all cases the inputs are pulled high by default. Or is the concept of a NOR gate with 2 floating inputs irrational? Thanks in advance. |
|
|
|
|
|
|
(permalink) |
|
I could be wrong, but this sounds like another case of describing the step instead of the goal. We get a lot of those here. Check out the entire document while you are there (scroll to the top).
Tell us why you are asking this question. It might turn out to be irrelevant to what you are trying to do (if anything). Or not. Last edited by Roff; 26th June 2008 at 11:44 PM. |
|
|
|
|
|
|
(permalink) |
|
What is the purpose of having them "float". Normally that's considered an undefined condition. You either should have digital inputs high or low (1 or 0). Otherwise the outputs are indeterminate.
__________________
Carl |
|
|
|
|
|
|
(permalink) |
|
Floating TTL inputs is fairly common, but is poor design practice. Floating CMOS inputs will definitely yield undefined outputs, and will frequently lead to high current draw.
|
|
|
|
|
|
|
(permalink) |
|
If you build your own NOR gate and not rely on an existing logic family then you can define the two input states to be anything you want. But before you begin, realize that this is binary logic, so you must define two input states, not one, and not three or more.
Perhaps you could base the two states on source resistance driving the gate or a combination of voltage and resistance (ie. current). A discrete circuit may be the way to go to realize this gate. If you don't mind it having fairly low switching speed (compared to, say, 4000 series CMOS) it should not be difficult.
__________________
RadioRon Last edited by RadioRon; 27th June 2008 at 03:43 AM. |
|
|
|
|
|
|
(permalink) |
|
Ok here is my Rube Goldberg no pullup NOR gate. Hope glitches are okay... lol
Yeah, I did not bother changing voltages to TTL. Lazy... Last edited by Mikebits; 27th June 2008 at 03:45 AM. |
|
|
|
|
|
|
(permalink) |
|
You can do it with PNPs. You may recognize it as the PNP version of the TTL NAND gate, with the logic levels inverted (0=high, 1=low). If you float an input, the result is the same as if the input were grounded.
Last edited by Roff; 27th June 2008 at 04:52 AM. |
|
|
|
|
|
|
(permalink) |
|
Ok, yours is better, but where is the chicken wire? Mine had a rubber band for the relay
|
|
|
|
|
|
|
(permalink) | |
|
Quote:
|
||
|
|
|
|
|
(permalink) |
|
As always thanks for the responses and ideas.
Mikebits, will the output of your "Rube Goldberg" NOR gate be high if both inputs are low? To address Roff's concerns I will describe the project in more detail than I had originally intended to bore you with. I am trying to build a circuit for a radio controlled car that allows me to supply 6 or7 volts to the stock electronics package but 12-15 volts to the motor. I cannot simply feed 15 volts to the stock electronics as they will fry. The original discussion of this project can be found on this forum here. So the plan is to feed the stock electronics with a voltage regulator and take the pulses from the stock H-bridge, that were originally destined for the motor, and pass them to a circuit that would trigger a second H-Bridge capable of handling more power. The original circuit diagram is attached (Version 1) The outputs from the stock H-Bridge are inputs to the circuit I am trying to build and are as follows (these are pulsed from float(?)): A high, B low = forward A low, B high = reverse A low, B low = brake A and B off (float) = coast. The problem I came across was that in version 1, the PNP inverters (low side) were driving the input lines to these inverters high which triggered the input line to the NPN inverters that drive the high side. I set it up this way because I was thinking of the brake function (both low inputs would trigger both N-MOSFETs on the low side). I did not forsee the PNPs having high base states. So this circuit does not work. I re-worked the circuit to what you see in version 2. This works just fine, forward, reverse and coast, and I am quite happy with it. However, I have no brake function. I thought that if I could come up with a NOR gate with floating inputs then when both inputs are driven low, I could independently trigger both low side N-MOSFETS via some sub-circuit. Thus my search for a NOR gate with floating (rather than high) inputs. I hope this adequately decribes the goal rather than the step. p.s. it took me so long to write this that both Mikebits and Roff have added more comments which I have not read yet. Also, please ignore the specific part numbers in the circuits, I just put these in in LTSPICE, they are not the parts I have used. Last edited by DamoRC; 27th June 2008 at 05:17 AM. |
|
|
|
|
|
|
(permalink) | |
|
Quote:
Last edited by Mikebits; 27th June 2008 at 06:39 AM. |
||
|
|
|
|
|
(permalink) |
|
|
|
|
|
|
|
|
(permalink) | |
|
Quote:
|
||
|
|
|
|
|
(permalink) |
|
Sorry guys. Based on your responses I seem to have botched the question and this is probably because I have stated the step rather than the goal at the top of the thread, as Roff suggested.
If you would bear with me, let me try to re-state. If you examine the Version 1 circuit that I have posted above you will see that to switch the low side N-MOSFETs I have used a PNP Inverter (low in -> high out). The inverter itself works fine independently but it causes havoc when combined (at INPUT A) with the NPN inverter on the same side of the bridge. Because the input to the PNP inverter is pulled high by default (awaiting a low to trigger it) it automatically triggers the NPN inverter. I guess what I am really after is an PNP type inverter (low in, high out) that does not require the input to be pulled high by default but rather lets it float. Thoughts? |
|
|
|
|
|
|
(permalink) |
|
Would it be possible to change the fourth state to A=Hi, B=Hi, perhaps with some pullups on your stock H-bridge? These are defined states, and you should be able to handle them logically.
|
|
|
|
|
| Bookmarks |
| Thread Tools | |
| Display Modes | |
|
|
|
|
||||
| Thread | Thread Starter | Forum | Replies | Latest |
| Or Gate Circuit | ldmbgh | Electronic Projects Design/Ideas/Reviews | 6 | 10th July 2007 10:11 PM |
| Minimising this Circuit. Inputs Needed | Electro-freak | Electronic Projects Design/Ideas/Reviews | 4 | 25th April 2007 07:42 AM |
| electric fencing circuit built around 12V | shridhar_kasat | Electronic Projects Design/Ideas/Reviews | 3 | 21st March 2007 04:12 PM |
| Digital inputs and PFI trigger inputs on NI PCI 6259 | tigercotter | Electronic Projects Design/Ideas/Reviews | 1 | 2nd March 2005 04:58 PM |
| Quad 2-input NOR-gate with schmitt trigger inputs... | Exo | Datasheet/Parts Requests | 7 | 22nd July 2004 03:29 PM |