CMOS gates - Electronic Circuits Projects Diagrams Free

mtkee2003 · 1st July 2006, 08:44 PM

Hi,

First >> i want to connetct some CMOS gates (like AND, OR , ...) together.
how can i do this?

Second >> i want to design some gates (like AND, OR , ...) with CMOS technology.
help me please.

regards, Mostafa

dknguyen · 1st July 2006, 08:55 PM

You need to get a book in digital logic design. When you say CMOS technology...you mean discrete CMOS transsistors? Not on a silicon substrate right?

Hero999 · 2nd July 2006, 05:50 PM

http://www.google.com/search?num=100...al&btnG=Search

oldtimer · 3rd July 2006, 03:23 PM

The AND gates are like two or more switches in series on the input side so that if you want to change the output to a 1 you need a 1 on each input. an OR gate has two or more switches in parallel so any one going high will make the ouput high. The NOR and NAND gates have an inverter to change the 1 output to a 0.

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

1st July 2006, 08:44 PM	(permalink)
mtkee2003	CMOS gates Hi, First >> i want to connetct some CMOS gates (like AND, OR , ...) together. how can i do this? Second >> i want to design some gates (like AND, OR , ...) with CMOS technology. help me please. regards, Mostafa

1st July 2006, 08:55 PM	(permalink)
dknguyen	You need to get a book in digital logic design. When you say CMOS technology...you mean discrete CMOS transsistors? Not on a silicon substrate right? Last edited by dknguyen; 1st July 2006 at 09:16 PM.

2nd July 2006, 05:50 PM	(permalink)
Hero999	http://www.google.com/search?num=100...al&btnG=Search __________________ I also post at the following sites: http://www.stop-microsoft.org http://www.heated-debates.com Screen name: Aloone_Jonez

3rd July 2006, 03:23 PM	(permalink)
oldtimer	The AND gates are like two or more switches in series on the input side so that if you want to change the output to a 1 you need a 1 on each input. an OR gate has two or more switches in parallel so any one going high will make the ouput high. The NOR and NAND gates have an inverter to change the 1 output to a 0.