Electronic Projects, forums and more.

Go Back   Electronic Circuits Projects Diagrams Free > Electronics Forums > General Electronics Chat


General Electronics Chat This forum is for general chat about electronics, eg: Dont know what a part does? Dont know how to read a circuit? Want to get an opinion?

Reply
 
LinkBack Thread Tools Display Modes
Old 17th November 2004, 01:29 AM   (permalink)
Default Flip-Flop Characteristic on Power-Up

The output of , for example, a D-FF is unknown on power-up. Am I correct? If I'm correct, then could you please tell me how to get rid of this unknown signal and pull it down or up.


Regards
Loki is offline  
Old 17th November 2004, 02:09 AM   (permalink)
Default Re: Flip-Flop Characteristic on Power-On

Quote:
Originally Posted by Loki
The output of , for example, a D-FF is unknown on power-on. Am I correct? If I'm correct, then could you please tell me how to get rid of this unknown signal and pull it down or up.


Regards
..the output of a D type FF is whatever is at the input during power up..
simply apply a logic low to the D input on power up will give you a low on P/U..
NOTE If this chip (which one ?) has a preset and clear the above explanation is moot..
williB is offline  
Old 17th November 2004, 02:28 AM   (permalink)
Default

>> the output of a D type FF is whatever is at the input during power up
simply apply a logic low to the D input on power up will give you a low on P/U <<

This is my problem. I have to apply logic 1 all the time, but I need logic 0 on power-up at the output pin. I think I need some kind of logic here. The chip is 74HC74, which has asynchronous set and reset ability.
Loki is offline  
Old 17th November 2004, 02:51 AM   (permalink)
Default

i need more info ..
williB is offline  
Old 17th November 2004, 02:55 AM   (permalink)
Default

is this a theoretical or practical question
williB is offline  
Old 17th November 2004, 02:57 AM   (permalink)
Default

Quote:
Originally Posted by williB
is this a theoretical or practical question
Both theoretical and practical. What kind of difference does it make?
Loki is offline  
Old 17th November 2004, 03:02 AM   (permalink)
Default

well if you had an actual circuit ..i could ask how come you cant apply a logic zero...
williB is offline  
Old 17th November 2004, 03:05 AM   (permalink)
Default

you can do it with an RC charging circuit on the preset pin, this will set the logic when power is applied, check the net for more info
e is offline  
Old 17th November 2004, 08:37 AM   (permalink)
Default

Quote:
Originally Posted by williB
well if you had an actual circuit ..i could ask how come you cant apply a logic zero...
I have a timing diagram of 3 signals (Q,CLK,S1). Using 2 of them(CLK,S1), I am trying to create the third signal. (Q) For this purpose I use a D-FF whose clock signal is provided by the CLK signal, whose asynch. reset signal is provided by S1 and lastly whose input signal is logic 1. However as you can see from the graph, which is obtained by OrCAD simulation of this simple circuit, output signal (Q) is undetermined in the beginning. I didn't want to set FF initial outputs as zero or one by the software.

Now, what do you think?
Attached Images
File Type: jpg result.jpg (13.5 KB, 303 views)
Loki is offline  
Old 17th November 2004, 05:37 PM   (permalink)
Default

I don't understand how you got that result. 74HC74 has active low set and reset. Since S1 (reset) is low at clock time, the Q output should stay low at all times.
Roff is offline  
Old 17th November 2004, 11:56 PM   (permalink)
Default

Quote:
Originally Posted by Ron H
I don't understand how you got that result. 74HC74 has active low set and reset. Since S1 (reset) is low at clock time, the Q output should stay low at all times.
i just invert the S1 signal.
Loki is offline  
Old 18th November 2004, 12:46 AM   (permalink)
Default

Quote:
Originally Posted by Loki
Quote:
Originally Posted by Ron H
I don't understand how you got that result. 74HC74 has active low set and reset. Since S1 (reset) is low at clock time, the Q output should stay low at all times.
i just invert the S1 signal.
You should have said that.
To force the Q output low on power up, use the circuit below. The R1*C1 time constant depends on your power supply turn-on rise time, but 10ms - 100ms should be OK.
Attached Images
File Type: gif pwr_on_reset2.gif (3.6 KB, 274 views)
Roff is offline  
Reply

Bookmarks

Thread Tools
Display Modes





All times are GMT. The time now is 10:24 AM.


Electronic Circuits  |  Learning Electronics
Powered by vBulletin® Version 3.7.0
Copyright ©2000 - 2008, Jelsoft Enterprises Ltd.

eXTReMe Tracker