Microchip TCP/IP Stack 
Home Architecture Features Links

The hardware architecture to run the Microchip TCP/IP Stack is very simple. Most Ethernet controllers require few support components including the pulse transformer or RJ45 connector with integrated magnetics. When using the ENC28J60 Ethernet controller communications with the MCU are implemented with the standard SPI interface that can be shared with other devices such as the serial EEPROM and a character LCD display module.

Each MCU provides a variety of clock configurations, including sourcing the clock signal from the CLKOUT output of the ENC28J60.

Some MCUs from the PIC18F family, such as the popular PIC18F452, may not provide enough program memory or RAM to fit the TCP/IP stack code depending on what modules are selected. A highly recommended option is the PIC18F4620 or the PIC28F2620 if fewer I/O ports are required.

The TCP/IP Stack firmware is implemented in a modular fashion using cooperative multitasking and written in C language.

The current version serving these pages is a modified version of the original TCP/IP Stack v3.75 from Microchip.

The latest version of the TCP/IP stack is available for download at www.microchip.com/tcpip and this modified version and additional documentation at www.ljcv.net/projects/mchptcp3.75.