hi C, Your TXR expects CPOL (Clock POLarity] = 1 , which means the Data Bits from Master[PIC] to Slave{TXR] are clocked on the leading/rising edge of the clock pulse. Also CPHA [Clock PHAse]=0 , which means Data Bits from Salve to PIC are clocked on the trailing/low going edge of the SAME clock pulse.